Patent US5367204A successfully refreshed from Google Patents.
US5367204A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiple digital clock edge generator circuit and method
Assignee: Philips Semiconductors Inc
•
Filing: 1992-09-01
•
Granted: 1994-11-22
•
Expires: 2012-09-01
Abstract
Abstract A circuit for generating multiple clock edges from a single input clock is disclosed. This circuit has a digital clock input which causes a capacitor to charge and discharge with constant current sources, providing a linear voltage ramp. This linear voltage ramp is monitored by several comparators, each of which have a different reference voltage level, the outputs of which provide the multiple clock edges needed. In this manner, several outputs are generated, each of which has the same fundamental frequency as the input clock signal, but with varying duty cycles and delays from the clock edges of the input clock. In this manner, several clock edges are available for use in synchronous digital systems such as state machines that require precise timing relationships between inputs and clock signals.
Inventors
- 👤 Phillip E. Mattison
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 12:06
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/156; H03K5/1565; H03K5/15; H03K5/15013
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
215 words
A multiple digital clock edge generator circuit comprising, in combination: input means coupled to a digital clock signal; switching means coupled to said input means for enabling a charging circuit and a discharging circuit depending on the state of said input means wherein said discharging circuit being disabled and said charging circuit being enabled when said input means is in a first state and said charging circuit being disabled and said discharging circuit being enabled when said input means is in a second state; capacitor means coupled to said charging circuit and to said discharging circuit for providing a voltage that increases when said switching means enables said charging circuit and that decreases when said switching means enables said discharging circuit; and comparator output means having an input coupled to said capacitor means for comparing said voltage on said capacitor means to a plurality of fixed reference voltages and for generating a plurality of outputs, each output of said plurality of outputs having a fixed delay from a rising clock edge of said digital clock signal on said input means to a corresponding clock edge of said output, and having a fixed delay from a falling clock edge of said digital clock signal on said input means to a corresponding clock edge of said output.
Claim 2
Dependent Claim
215 words
A multiple digital clock edge generator circuit comprising, in combination: input means coupled to a digital clock signal; switching means coupled to said input means for enabling a charging circuit and a discharging circuit depending on the state of said input means wherein said discharging circuit being disabled and said charging circuit being enabled when said input means is in a first state and said charging circuit being disabled and said discharging circuit being enabled when said input means is in a second state; capacitor means coupled to said charging circuit and to said discharging circuit for providing a voltage that increases when said switching means enables said charging circuit and that decreases when said switching means enables said discharging circuit; and comparator output means having an input coupled to said capacitor means for comparing said voltage on said capacitor means to a plurality of fixed reference voltages and for generating a plurality of outputs, each output of said plurality of outputs having a fixed delay from a rising clock edge of said digital clock signal on said input means to a corresponding clock edge of said output, and having a fixed delay from a falling clock edge of said digital clock signal on said input means to a corresponding clock edge of said output.
Claim 3
Dependent Claim
41 words
The circuit of claim 1 wherein said charging circuit comprising a constant current source coupled through said switching means to a power source to provide a constant current charge to said capacitor means when said switching means enables said charging circuit.
Claim 4
Dependent Claim
41 words
The circuit of claim 1 wherein said discharging circuit comprising a constant current source coupled through said switching means to a ground source to provide a constant current drain to said capacitor means when said switching means enables said discharging circuit.
Claim 5
Dependent Claim
35 words
The circuit of claim 1 wherein said plurality of fixed reference voltages in said comparator output means being generated by a plurality of connections to a resistor divider network coupled to a fixed voltage source.
Claim 6
Dependent Claim
63 words
The circuit of claim 1 wherein said fixed delay from said rising clock edge of said digital clock signal on said input means to at least one of said plurality of outputs of said comparator output means being generated by the time required to charge said capacitor means from an initial discharged voltage level to one of said plurality of fixed reference voltages.
Claim 7
Dependent Claim
63 words
The circuit of claim 1 wherein said fixed delay from said falling clock edge of said digital clock signal on said input means to at least one of said plurality of outputs of said comparator output means being generated by the time required to charge said capacitor means from an initial charged voltage level to one of said plurality of fixed reference voltages.
Claim 8
Independent Claim
226 words
A method for generating multiple digital clock edges in response to a single clock input comprising the steps of: providing input means coupled to a digital clock signal; providing switching means coupled to said input means to enable a charging circuit and a discharging circuit depending on the state of said input means, said discharging circuit being disabled and said charging circuit being enabled when said input means is in a first state, and said charging circuit being disabled and said discharging circuit being enabled when said input means is in a second state; providing capacitor means coupled to said charging circuit and to said discharging circuit, having a voltage that increases when said switching means enables said charging circuit, and that decreases when said switching means enables said discharging circuit; and providing comparator output means having an input coupled to said capacitor means for comparing said voltage on said capacitor means to a plurality of fixed reference voltages and for generating a plurality of outputs, each output of said plurality of outputs having a fixed delay from a rising clock edge of said digital clock signal on said input means to a corresponding clock edge of said output, and having a fixed delay from a falling clock edge of said digital clock signal on said input means to a corresponding clock edge of said output.
Claim 9
Independent Claim
226 words
A method for generating multiple digital clock edges in response to a single clock input comprising the steps of: providing input means coupled to a digital clock signal; providing switching means coupled to said input means to enable a charging circuit and a discharging circuit depending on the state of said input means, said discharging circuit being disabled and said charging circuit being enabled when said input means is in a first state, and said charging circuit being disabled and said discharging circuit being enabled when said input means is in a second state; providing capacitor means coupled to said charging circuit and to said discharging circuit, having a voltage that increases when said switching means enables said charging circuit, and that decreases when said switching means enables said discharging circuit; and providing comparator output means having an input coupled to said capacitor means for comparing said voltage on said capacitor means to a plurality of fixed reference voltages and for generating a plurality of outputs, each output of said plurality of outputs having a fixed delay from a rising clock edge of said digital clock signal on said input means to a corresponding clock edge of said output, and having a fixed delay from a falling clock edge of said digital clock signal on said input means to a corresponding clock edge of said output.
Claim 10
Dependent Claim
41 words
The method of claim 7 wherein said charging circuit comprising a constant current source coupled through said switching means to a power source to provide a constant current charge to said capacitor means when said switching means enables said charging circuit.
Claim 11
Dependent Claim
41 words
The method of claim 7 wherein said discharging circuit comprising a constant current source coupled through said switching means to a ground source to provide a constant current drain to said capacitor means when said switching means enables said discharging circuit.
Claim 12
Dependent Claim
35 words
The method of claim 7 wherein said plurality of fixed reference voltages in said comparator output means being generated by a plurality of connections to a resistor divider network coupled to a fixed voltage source.
Claim 13
Dependent Claim
63 words
The method of claim 7 wherein said fixed delay from said rising clock edge of said digital clock signal on said input means to at least one of said plurality of outputs of said comparator output means being generated by the time required to charge said capacitor means from an initial discharged voltage level to one of said plurality of fixed reference voltages.
Claim 14
Dependent Claim
63 words
The method of claim 7 wherein said fixed delay from said falling clock edge of said digital clock signal on said input means to at least one of said plurality of outputs of said comparator output means being generated by the time required to charge said capacitor means from an initial charged voltage level to one of said plurality of fixed reference voltages.
References Cited (Backward Citations)
US3714470A
Cited
US3987392A
Cited
US3906247A
Cited
US4245167A
Cited
US4404481A
Cited
US4375082A
Cited
US4509494A
Cited
US4529892A
Cited
US4603357A
Cited
US4740964A
Cited
US4959557A
Cited
US5097143A
Cited
US5272729A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-21 | 1998-05-23 | 1998-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-21 | 2002-05-23 | 2002-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-21 | 2006-05-23 | 2006-11-22 | $7700.00 | Window Closed / Lapsed |