Patent US1400447A successfully refreshed from Google Patents.
Patent US5366925A successfully refreshed from Google Patents.
US5366925A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Local oxidation of silicon by using aluminum spiking technology
Assignee: United Microelectronics Corp
•
Filing: 1993-09-27
•
Granted: 1994-11-22
•
Expires: 2013-09-27
Abstract
Abstract A first thin silicon oxide layer is formed the surface of a silicon substrate. A silicon nitride layer is deposited overlying said first thin silicon oxide layer. Portions of the silicon nitride layer and the first thin silicon oxide layer not covered by a mask pattern are etched through to the silicon substrate to provide a plurality of wide and narrow openings exposing portions of the silicon substrate that will form the device isolation regions. A layer of aluminum is deposited overlying the patterned nitride and first thin silicon oxide layers. A first layer of silicon oxide is deposited overlying the aluminum layer. The substrate is annealed whereby the aluminum layer reacts with the exposed portions of the silicon substrate within the openings to form an aluminum-silicon alloy wherein the alloy forms trenches into the surface of said substrate. The silicon oxide layer and the aluminum and aluminum-silicon alloy layers are removed leaving trenches in the substrate where device isolation regions are to be formed. A second thin layer of silicon oxide is grown over the surfaces of the nitride layer and conformally within the trenches. Channel-stops are selectively ion implanted through the openings into the substrate underneath the trenches. There are many methods to fill in the trenches such as photoresist etchback, BPSG reflow, chemical mechanical polishing, spin-on-glass planarization, etc., to complete the device isolation of the integrated circuit.
Inventors
- 👤 Water Lur
- 👤 Jiunn Y. Wu
- 👤 Shim F. Tzou
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 05:43
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0143; H10W10/0145; H10W10/10; H10W10/17
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
335 words
The method of forming device isolation regions of an integrated circuit using aluminum spiking technology comprising: providing a first thin silicon oxide layer over the surface of a silicon substrate; depositing a silicon nitride layer overlying said first thin silicon oxide layer; etching through portions of said silicon nitride layer and said first thin silicon oxide layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a layer of aluminum overlying said patterned silicon nitride and first thin silicon oxide layers; depositing a first layer of silicon oxide overlying said aluminum layer; annealing said substrate whereby said aluminum layer reacts with said exposed portions of said silicon substrate within said openings to form an aluminum-silicon alloy wherein said alloy forms trenches into the surface of said substrate; removing said first silicon oxide layer; removing said aluminum and said aluminum-silicon alloy layers leaving trenches in the substrate where device isolation regions are to be formed; growing a second thin layer of silicon oxide over the surfaces of said silicon nitride layer and conformally within said trenches; selectively ion implanting channel-stops through said openings into said substrate underneath said trenches; depositing a second layer of silicon oxide over the surface of said substrate and within said trenches; etching back said second silicon oxide layer to leave spacers on the sidewalls of said trenches wherein said spacers fill said trenches within said narrow openings and wherein said spacers do not fill the central portion of said trenches within said wide openings; covering the surface of said substrate with a spin-on-glass material and baking and curing said spin-on-glass layer; etching back said spin-on-glass layer leaving said spin-on-glass material only within said central portion of said trenches within said wide openings; and removing said silicon nitride layer and said first thin silicon oxide layer thereby completing said device isolation of said integrated circuit.
Claim 2
Independent Claim
335 words
The method of forming device isolation regions of an integrated circuit using aluminum spiking technology comprising: providing a first thin silicon oxide layer over the surface of a silicon substrate; depositing a silicon nitride layer overlying said first thin silicon oxide layer; etching through portions of said silicon nitride layer and said first thin silicon oxide layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a layer of aluminum overlying said patterned silicon nitride and first thin silicon oxide layers; depositing a first layer of silicon oxide overlying said aluminum layer; annealing said substrate whereby said aluminum layer reacts with said exposed portions of said silicon substrate within said openings to form an aluminum-silicon alloy wherein said alloy forms trenches into the surface of said substrate; removing said first silicon oxide layer; removing said aluminum and said aluminum-silicon alloy layers leaving trenches in the substrate where device isolation regions are to be formed; growing a second thin layer of silicon oxide over the surfaces of said silicon nitride layer and conformally within said trenches; selectively ion implanting channel-stops through said openings into said substrate underneath said trenches; depositing a second layer of silicon oxide over the surface of said substrate and within said trenches; etching back said second silicon oxide layer to leave spacers on the sidewalls of said trenches wherein said spacers fill said trenches within said narrow openings and wherein said spacers do not fill the central portion of said trenches within said wide openings; covering the surface of said substrate with a spin-on-glass material and baking and curing said spin-on-glass layer; etching back said spin-on-glass layer leaving said spin-on-glass material only within said central portion of said trenches within said wide openings; and removing said silicon nitride layer and said first thin silicon oxide layer thereby completing said device isolation of said integrated circuit.
Claim 3
Dependent Claim
23 words
The method of claim 1 wherein said first thin silicon oxide layer has a preferred thickness of between about 50 to 300 Angstroms.
Claim 4
Dependent Claim
21 words
The method of claim 1 wherein said silicon nitride layer has a preferred thickness of between about 500 to 2000 Angstroms.
Claim 5
Dependent Claim
23 words
The method of claim 1 wherein said aluminum layer sputter deposited to a preferred thickness of between is about 2000 to 4000 Angstroms.
Claim 6
Dependent Claim
23 words
The method of claim 1 wherein said first silicon oxide layer is deposited to a thickness of between about 500 to 2000 Angstroms.
Claim 7
Dependent Claim
30 words
The method of claim 1 wherein said annealing of said substrate is accomplished by rapid thermal annealing at between about 600° to 750° C. for about 20 to 60 seconds.
Claim 8
Dependent Claim
16 words
The method of claim 1 wherein said first silicon oxide is removed by reactive ion etching.
Claim 9
Dependent Claim
22 words
The method of claim 1 wherein said aluminum and said aluminum-silicon alloy are removed by dipping the wafer in a sulfuric acid.
Claim 10
Dependent Claim
24 words
The method of claim 1 wherein said second thin silicon oxide layer is grown to a thickness of between about 50 to 200 Angstroms.
Claim 11
Dependent Claim
36 words
The method of claim 1 wherein said channel-stop implantation uses boron ions with a dosage of between about 1 E 13 to 1 E 14 atoms/cm 2 and energy of between about 10 to 50 KeV.
Claim 12
Dependent Claim
22 words
The method of claim 1 wherein said second silicon oxide is deposited to a thickness of between about 4000 to 8000 Angstroms.
Claim 13
Dependent Claim
19 words
The method of claim 1 wherein the thickness of said spin-on-glass layer is between about 3000 to 6000 Angstroms.
Claim 14
Independent Claim
328 words
The method of forming device isolation regions of an integrated circuit using aluminum spiking technology comprising: providing a first thin silicon oxide layer over the surface of a silicon substrate; depositing a silicon nitride layer overlying said first thin silicon oxide layer; etching through portions of said silicon nitride layer and said first thin silicon oxide layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a layer of aluminum overlying said patterned silicon nitride and first thin silicon oxide layers; depositing a first layer of silicon oxide overlying said aluminum layer; annealing said substrate whereby said aluminum layer reacts with said exposed portions of said silicon substrate within said openings to form an aluminum-silicon alloy wherein said alloy forms trenches into the surface of said substrate; removing said first silicon oxide layer; removing said aluminum and said aluminum-silicon alloy layers leaving trenches in the substrate where device isolation regions are to be formed; growing a second thin layer of silicon oxide over the surfaces of said silicon nitride layer and conformally within said trenches; selectively ion implanting channel-stops through said openings into said substrate underneath said trenches; depositing a second layer of silicon oxide over the surface of said substrate and within said trenches; etching back said second silicon oxide layer to leave spacers on the sidewalls of said trenches wherein said spacers fill said trenches within said narrow openings and wherein said spacers do not fill the central portion of said trenches within said wide openings; covering the surface of said substrate with a dielectric material; etching back said dielectric layer leaving said dielectric material only within said central portion of said trenches within said wide openings; and removing said silicon nitride layer and said first thin silicon oxide layer thereby completing said device isolation of said integrated circuit,
Claim 15
Independent Claim
328 words
The method of forming device isolation regions of an integrated circuit using aluminum spiking technology comprising: providing a first thin silicon oxide layer over the surface of a silicon substrate; depositing a silicon nitride layer overlying said first thin silicon oxide layer; etching through portions of said silicon nitride layer and said first thin silicon oxide layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a layer of aluminum overlying said patterned silicon nitride and first thin silicon oxide layers; depositing a first layer of silicon oxide overlying said aluminum layer; annealing said substrate whereby said aluminum layer reacts with said exposed portions of said silicon substrate within said openings to form an aluminum-silicon alloy wherein said alloy forms trenches into the surface of said substrate; removing said first silicon oxide layer; removing said aluminum and said aluminum-silicon alloy layers leaving trenches in the substrate where device isolation regions are to be formed; growing a second thin layer of silicon oxide over the surfaces of said silicon nitride layer and conformally within said trenches; selectively ion implanting channel-stops through said openings into said substrate underneath said trenches; depositing a second layer of silicon oxide over the surface of said substrate and within said trenches; etching back said second silicon oxide layer to leave spacers on the sidewalls of said trenches wherein said spacers fill said trenches within said narrow openings and wherein said spacers do not fill the central portion of said trenches within said wide openings; covering the surface of said substrate with a dielectric material; etching back said dielectric layer leaving said dielectric material only within said central portion of said trenches within said wide openings; and removing said silicon nitride layer and said first thin silicon oxide layer thereby completing said device isolation of said integrated circuit,
Claim 16
Dependent Claim
23 words
The method of claim 13 wherein said first thin silicon oxide layer has a preferred thickness of between about 50 to 300 Angstroms,
Claim 17
Dependent Claim
21 words
The method of claim 13 wherein said silicon nitride layer has a preferred thickness of between about 500 to 2000 Angstroms.
Claim 18
Dependent Claim
23 words
The method of claim 13 wherein said aluminum layer is sputter deposited to a preferred thickness of between about 2000 to 4000 Angstroms.
Claim 19
Dependent Claim
23 words
The method of claim 13 wherein said first silicon oxide layer is deposited to a thickness of between about 500 to 2000 Angstroms.
Claim 20
Dependent Claim
30 words
The method of claim 13 wherein said annealing of said substrate is accomplished by rapid thermal annealing at between about 600° to 750° C. for about 20 to 60 seconds.
Claim 21
Dependent Claim
17 words
The method of claim 13 wherein said first silicon oxide is removed by a hydrofluoric acid solution.
Claim 22
Dependent Claim
22 words
The method of claim 13 wherein said aluminum and said aluminum-silicon alloy are removed by dipping the wafer in a sulfuric acid.
Claim 23
Dependent Claim
24 words
The method of claim 13 wherein said second thin silicon oxide layer is grown to a thickness of between about 50 to 200 Angstroms.
Claim 24
Dependent Claim
36 words
The method of claim 13 wherein said channel-stop implantation uses boron ions with a dosage of between about 1 E 13 to 1 E 14 atoms/cm 2 and energy of between about 10 to 50 KeV.
Claim 25
Dependent Claim
22 words
The method of claim 13 wherein said second silicon oxide is deposited to a thickness of between about 4000 to 8000 Angstroms.
Claim 26
Dependent Claim
26 words
The method of claim 13 wherein said dielectric material is any dielectric material that can be combined with planarization schemes to fill in said wide trenches.
Claim 27
Dependent Claim
28 words
The method of claim 24 wherein said dielectric material is a borosilicate glass that is deposited to a thickness of between about 4000 to 6000 Angstroms and reflowed.
Claim 28
Dependent Claim
28 words
The method of claim 24 wherein said dielectric material is a borophosphosilicate glass that is deposited to a thickness of between about 4000 to 6000 Angstroms and reflowed.
Claim 29
Dependent Claim
30 words
The method of claim 24 wherein said dielectric material is a spin-on-glass material that is deposited to a thickness of between about 3000 to 6000 Angstroms and baked and cured.
Claim 30
Dependent Claim
25 words
The method of claim 24 wherein said dielectric material is a polyimide that is deposited to a thickness of between about 3000 to 6000 Angstroms.
References Cited (Backward Citations)
US4211582A
Cited
US4937202A
Cited
US5141888A
Cited
US4656497A
Cited
US4868136A
Cited
US4876216A
Cited
US4836885A
Cited
US4988639A
Cited
US5108946A
Cited
US5017999A
Cited
US5096848A
Cited
US5130268A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-21 | 1998-05-23 | 1998-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-21 | 2002-05-23 | 2002-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-21 | 2006-05-23 | 2006-11-22 | $7700.00 | Window Closed / Lapsed |