US5365099A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device having high energy sustaining capability and a temperature compensated sustaining voltage
Assignee: Semiconductor Components Industries LLC
•
Filing: 1994-02-25
•
Granted: 1994-11-15
•
Expires: 2014-02-25
Abstract
Abstract A semiconductor device having an improved protection scheme and a temperature compensated sustaining voltage is provided by integrating a plurality of temperature compensated voltage reference diodes between the drain and the gate of the semiconductor device. The diodes protect the device by clamping the device's sustaining voltage to the total avalanche voltage of the diode. The device will dissipate any excessive energy in the conduction mode rather than in the more stressful avalanche mode. In addition, the plurality of diodes will provide for a temperature compensated sustaining voltage of the semiconductor device. The plurality of diodes are formed back-to-back in polysilicon. The positive temperature coefficient of the avalanching junction of each diode pair is compensated for by the negative temperature coefficient of the forward biased junction.
Inventors
- 👤 John P. Phipps
- 👤 Stephen P. Robb
- 👤 Judy L. Sutor
- 👤 Lewis E. Terry
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:16
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/665; H10D84/00; H10D84/01; H10D84/02; H10D84/03; H10D84/038; H10D84/101; H10D84/141; H10D84/148; H10D88/00; H10D88/01; H10D89/00; H10D89/60; H10D89/601; H10D89/611
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
94 words
A rugged power MOSFET having high energy protection, comprising: a semiconductor substrate having a polysilicon gate region, a source region, and a drain region thereon; a resistor electrically connected to the polysilicon gate region and the source region; and a plurality of temperature compensated voltage polysilicon diodes formed back-to-back adjacent a polysilicon gate pad region, and wherein the plurality of diodes make electrical contact to the polysilicon gate region and to the drain region and provide for high energy protection to the semiconductor device from avalanche stress-induced failure during operation of the power MOSFET.
Claim 2
Dependent Claim
94 words
A rugged power MOSFET having high energy protection, comprising: a semiconductor substrate having a polysilicon gate region, a source region, and a drain region thereon; a resistor electrically connected to the polysilicon gate region and the source region; and a plurality of temperature compensated voltage polysilicon diodes formed back-to-back adjacent a polysilicon gate pad region, and wherein the plurality of diodes make electrical contact to the polysilicon gate region and to the drain region and provide for high energy protection to the semiconductor device from avalanche stress-induced failure during operation of the power MOSFET.
Claim 3
Dependent Claim
54 words
The power MOSFET of claim 1 wherein the plurality of diodes each has a reverse and forward voltage sum of approximately 6.2 volts, and wherein the total sum of the forward and the reverse voltages of the plurality of diodes is less than, but substantially close to, the drain-source avalanche voltage of the MOSFET.
Claim 4
Dependent Claim
97 words
A semiconductor device having high energy protection, comprising: a semiconductor substrate having a gate region, a source region and a drain region thereon; a resistor electrically connected to the gate region and the source region; and a plurality of diodes formed back-to-back in a polysilicon layer over the substrate and connected between the gate region and the drain region, wherein the back-to-back diodes, having a reverse and forward voltage sum, clamp the sustaining voltage of the semiconductor device to the reverse and forward voltage sum of the diodes, which protects the semiconductor device from avalanche stress-induced failure.
Claim 5
Dependent Claim
97 words
A semiconductor device having high energy protection, comprising: a semiconductor substrate having a gate region, a source region and a drain region thereon; a resistor electrically connected to the gate region and the source region; and a plurality of diodes formed back-to-back in a polysilicon layer over the substrate and connected between the gate region and the drain region, wherein the back-to-back diodes, having a reverse and forward voltage sum, clamp the sustaining voltage of the semiconductor device to the reverse and forward voltage sum of the diodes, which protects the semiconductor device from avalanche stress-induced failure.
Claim 6
Dependent Claim
73 words
A semiconductor device having a gate region, a source region, and a drain region, comprising; a plurality of diodes formed back-to-back in a polysilicon layer electrically connected to the gate region and the drain region of the semiconductor device and monolithically integrated with the semiconductor device; a resistor electrically connected to the gate region and the source region, wherein the plurality of diodes provide a temperature compensated sustaining voltage of the semiconductor device.
Claim 7
Dependent Claim
73 words
A semiconductor device having a gate region, a source region, and a drain region, comprising; a plurality of diodes formed back-to-back in a polysilicon layer electrically connected to the gate region and the drain region of the semiconductor device and monolithically integrated with the semiconductor device; a resistor electrically connected to the gate region and the source region, wherein the plurality of diodes provide a temperature compensated sustaining voltage of the semiconductor device.
Claim 8
Dependent Claim
22 words
The device of claim 4 further comprising: the plurality of diodes having extra forward biased diodes to achieve a desired temperature coefficient.
Claim 9
Dependent Claim
22 words
The device of claim 4 further comprising: the plurality of diodes having extra reverse biased diodes to achieve a desired temperature coefficient.
Claim 10
Dependent Claim
27 words
The device of claim 4 further comprising: choosing a breakdown voltage of the plurality of diodes to provide protection to the semiconductor device from avalanche stress-induced failure.
Claim 11
Dependent Claim
35 words
The device of claim 4 further comprising: the plurality of diodes having a breakdown voltage less than the sustaining voltage of the semiconductor device to provide protection to the semiconductor device from avalanche stress-induced failure.
Claim 12
Dependent Claim
38 words
The device of claim 4 further comprising: the plurality of diodes having a breakdown voltage less than, but close to, the sustaining voltage of the semiconductor device to provide protection to the semiconductor device from avalanche stress-induced failure.
Claim 13
Dependent Claim
50 words
The device of claim 4 wherein the plurality of diodes each have a reverse and forward voltage sum, and wherein the total sum of the forward and the reverse voltages of the plurality of diodes provides for a specified avalanche voltage independent of an avalanche voltage of the semiconductor device.
Claim 14
Dependent Claim
20 words
The device of claim 4 wherein the resistor is monothically integrated onto the semiconductor device and is comprised of polysilicon.
Claim 15
Dependent Claim
13 words
The device of claim 4 wherein the semiconductor device is a power MOSFET.
Claim 16
Dependent Claim
73 words
A semiconductor device having a base region, a emitter region, and a collector region, comprising: a plurality of diodes formed back-to-back in a polysilicon layer electrically connected to the base region and the collector region of the semiconductor device and monolithically integrated with the semiconductor device; a resistor electrically connected to the base region and the emitter region, wherein the plurality of diodes provide a temperature compensated sustaining voltage of the semiconductor device.
Claim 17
Dependent Claim
73 words
A semiconductor device having a base region, a emitter region, and a collector region, comprising: a plurality of diodes formed back-to-back in a polysilicon layer electrically connected to the base region and the collector region of the semiconductor device and monolithically integrated with the semiconductor device; a resistor electrically connected to the base region and the emitter region, wherein the plurality of diodes provide a temperature compensated sustaining voltage of the semiconductor device.
Claim 18
Dependent Claim
22 words
The device of claim 13 further comprising: the plurality of diodes having extra forward biased diodes to achieve a desired temperature coefficient.
Claim 19
Dependent Claim
22 words
The device of claim 13 further comprising: the plurality of diodes having extra reverse biased diodes to achieve a desired temperature coefficient.
Claim 20
Dependent Claim
27 words
The device of claim 13 further comprising: choosing a breakdown voltage of the plurality of diodes to provide protection to the semiconductor device from avalanche stress-induced failure.
Claim 21
Dependent Claim
35 words
The device of claim 13 further comprising: the plurality of diodes having a breakdown voltage less than the sustaining voltage of the semiconductor device to provide protection to the semiconductor device from avalanche stress-induced failure.
Claim 22
Dependent Claim
38 words
The device of claim 13 further comprising: the plurality of diodes having a breakdown voltage less than, but close to, the sustaining voltage of the semiconductor device to provide protection to the semiconductor device from avalanche stress-induced failure.
Claim 23
Dependent Claim
50 words
The device of claim 13 wherein the plurality of diodes each have a reverse and forward voltage sum, and wherein the total sum of the forward and the reverse voltages of the plurality of diodes provides for a specified avalanche voltage independent of an avalanche voltage of the semiconductor device.
Claim 24
Dependent Claim
21 words
The device of claim 13 wherein the semiconductor device is a bipolar transistor, an insulated gate bipolar transistor, or a thyristor.
Claim 25
Dependent Claim
20 words
The device of claim 13 wherein the resistor is monothically integrated onto the semiconductor device and is comprised of polysilicon.
References Cited (Backward Citations)
GB1380466A
Cited
US4051504A
Cited
US4075649A
Cited
JPS5633877A
Cited
EP0060635A2
Cited
JPS58142578A
Cited
GB2127214A
Cited
US4599631A
Cited
JPS60103658A
Cited
JPS61296770A
Cited
EP0232589A2
Cited
US4962411A
Cited
US5012313A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-14 | 1998-05-16 | 1998-11-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-14 | 2002-05-16 | 2002-11-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-14 | 2006-05-16 | 2006-11-15 | $7700.00 | Window Closed / Lapsed |