Patent US5357137A successfully refreshed from Google Patents.
US5357137A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device
Assignee: NEC Corp
•
Filing: 1992-08-27
•
Granted: 1994-10-18
•
Expires: 2012-08-27
Abstract
Abstract It is the object of this invention to improve the breakdown voltage between the source and the drain of a MOS transistor having radiation resistance. A high concentration impurity having the same polarity as that of the source-drain region is formed below a gate oxide film at both ends in the channel width direction of the source-drain region of the MOS transistor. An impurity region having the same polarity as that of the source-drain region and an impurity concentration lower than that of the source-drain region is formed between the high concentration impurity region and the source-drain region.
Inventors
- 👤 Masahide Hayama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 19:08
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D62/102; H10D62/103; H10D62/105; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/299
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
329 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, source and drain regions of a second conductivity type formed in said substrate so as to be separated from each other about a first line on said substrate, a pair of first impurity regions of said second conductivity type formed in said substrate so as to be connected to opposed ends of said source region and extending parallel to said first line, said first impurity regions having lower impurity concentration than do said source regions, a pair of second impurity regions of said second conductivity type formed in said substrate so as to be connected to opposed ends of said drain region and extending parallel to said first line, said pair of second impurity regions having lower impurity concentration than that of said drain regions, a pair of third impurity regions of said first conductivity type formed in said substrate and extending along said first line and commonly connected to said pair of first and pair of second impurity regions, respectively, such that said pair of first impurity regions are sandwiched between said source region and said pair of third impurity regions, and said pair of second impurity regions are sandwiched between said drain region and said pair of third impurity regions, said third impurity regions having higher impurity concentration than does said substrate, a gate oxide film formed on said substrate, and a gate electrode formed on said gate oxide film so as to be located above an area between said source region and said drain region and extending along said first line, wherein said first conductivity type is a P-type, the impurity concentration of said first and second impurity regions is set to be in the range of 10 14 cm -3 to 10 15 cm -3 , and the impurity concentration of said third impurity regions is set to be in the range of 10 12 cm -3 to 10 14 cm -3 .
Claim 2
Dependent Claim
329 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, source and drain regions of a second conductivity type formed in said substrate so as to be separated from each other about a first line on said substrate, a pair of first impurity regions of said second conductivity type formed in said substrate so as to be connected to opposed ends of said source region and extending parallel to said first line, said first impurity regions having lower impurity concentration than do said source regions, a pair of second impurity regions of said second conductivity type formed in said substrate so as to be connected to opposed ends of said drain region and extending parallel to said first line, said pair of second impurity regions having lower impurity concentration than that of said drain regions, a pair of third impurity regions of said first conductivity type formed in said substrate and extending along said first line and commonly connected to said pair of first and pair of second impurity regions, respectively, such that said pair of first impurity regions are sandwiched between said source region and said pair of third impurity regions, and said pair of second impurity regions are sandwiched between said drain region and said pair of third impurity regions, said third impurity regions having higher impurity concentration than does said substrate, a gate oxide film formed on said substrate, and a gate electrode formed on said gate oxide film so as to be located above an area between said source region and said drain region and extending along said first line, wherein said first conductivity type is a P-type, the impurity concentration of said first and second impurity regions is set to be in the range of 10 14 cm -3 to 10 15 cm -3 , and the impurity concentration of said third impurity regions is set to be in the range of 10 12 cm -3 to 10 14 cm -3 .
Claim 3
Dependent Claim
241 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, source add drain regions of a second conductivity type formed in said surface area so as to be separated from each other about a first line on said substrate, a pair of first impurity regions of said first conductivity type formed in said substrate so as to be commonly connected to opposed ends of said source and drain regions and extending parallel to said first line, said pair of first impurity regions having lower impurity concentration than does said substrate. a pair of second impurity regions of said first conductivity type formed in said substrate extending parallel to said first line so as to be connected to said pair of first impurity regions, respectively, such that said pair of first impurity regions are respectively sandwiched between said pair of second impurity regions and said source and drain regions, said pair of second impurity regions having higher impurity concentration than does said substrate, a gate oxide film formed on said substrate, and a gate electrode formed on said gate oxide film so as to be located above an area between said source region and said drain region, and extending along said first line, wherein said first and second impurity type is a P-type and the impurity concentration of said second impurity region is set to be in the range of 10 12 cm -3 to 10 14 cm -3 .
Claim 4
Dependent Claim
241 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, source add drain regions of a second conductivity type formed in said surface area so as to be separated from each other about a first line on said substrate, a pair of first impurity regions of said first conductivity type formed in said substrate so as to be commonly connected to opposed ends of said source and drain regions and extending parallel to said first line, said pair of first impurity regions having lower impurity concentration than does said substrate. a pair of second impurity regions of said first conductivity type formed in said substrate extending parallel to said first line so as to be connected to said pair of first impurity regions, respectively, such that said pair of first impurity regions are respectively sandwiched between said pair of second impurity regions and said source and drain regions, said pair of second impurity regions having higher impurity concentration than does said substrate, a gate oxide film formed on said substrate, and a gate electrode formed on said gate oxide film so as to be located above an area between said source region and said drain region, and extending along said first line, wherein said first and second impurity type is a P-type and the impurity concentration of said second impurity region is set to be in the range of 10 12 cm -3 to 10 14 cm -3 .
Claim 5
Dependent Claim
300 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, source and drain regions of a second conductivity type formed in said substrate so as to be separated from each other about a first line on said substrate, a pair of first impurity regions of said second conductivity type formed in said substrate so as to be connected to opposed ends of said source region and extending parallel to said first line, said first impurity regions having lower impurity concentration than do said source regions, a pair of second impurity regions of said second conductivity type formed in said substrate so as to be connected to opposed ends of said drain region and extending parallel to said first line, said pair of second impurity regions having lower impurity concentration than that Of said drain regions, a pair of third impurity regions of said first conductivity type formed in said substrate and extending parallel to said first line and commonly connected to said pair of first and pair of second impurity regions, respectively, such that said pair of first impurity regions are sandwiched between said source region and said pair of third impurity regions, and said pair of second impurity regions are sandwiched between said drain region and said pair of third impurity regions, said third impurity regions having higher impurity concentration than does said substrate, a gate oxide film formed on said substrate, and a gate electrode formed on said gate oxide film so as to be located above an area between said source region and said drain region and extending along said first line, wherein said source and drain regions are deeper in depth than are said first and second impurity regions, and said second impurity region is deeper in depth than is said first impurity region.
Claim 6
Dependent Claim
300 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, source and drain regions of a second conductivity type formed in said substrate so as to be separated from each other about a first line on said substrate, a pair of first impurity regions of said second conductivity type formed in said substrate so as to be connected to opposed ends of said source region and extending parallel to said first line, said first impurity regions having lower impurity concentration than do said source regions, a pair of second impurity regions of said second conductivity type formed in said substrate so as to be connected to opposed ends of said drain region and extending parallel to said first line, said pair of second impurity regions having lower impurity concentration than that Of said drain regions, a pair of third impurity regions of said first conductivity type formed in said substrate and extending parallel to said first line and commonly connected to said pair of first and pair of second impurity regions, respectively, such that said pair of first impurity regions are sandwiched between said source region and said pair of third impurity regions, and said pair of second impurity regions are sandwiched between said drain region and said pair of third impurity regions, said third impurity regions having higher impurity concentration than does said substrate, a gate oxide film formed on said substrate, and a gate electrode formed on said gate oxide film so as to be located above an area between said source region and said drain region and extending along said first line, wherein said source and drain regions are deeper in depth than are said first and second impurity regions, and said second impurity region is deeper in depth than is said first impurity region.
Claim 7
Dependent Claim
237 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, source and drain regions of a second conductivity type formed in said surface area so as to be separated from each other about a first line on said substrate, a pair of first impurity regions of said first conductivity type formed in said substrate so as to be commonly connected to opposed ends of said source and drain regions and extending parallel to said first line, said pair of first impurity regions having lower impurity concentration than does said substrate, a pair of second impurity regions of said first conductivity type formed in said substrate extending parallel to said first line so as to be connected to said pair of first impurity regions, respectively, such that said pair of first impurity regions are respectively sandwiched between said pair of second impurity regions and said source and drain regions, said pair of second impurity regions having higher impurity concentration than does said substrate, a gate oxide film formed on said substrate, and a gate electrode formed on said gate oxide film so as to be located above an area between said source region and said drain region, and extending along said first line, wherein said source and drain regions are deeper in depth than are said first and second impurity regions, and said first impurity region and said second impurity region are substantially equal in depth.
Claim 8
Dependent Claim
237 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, source and drain regions of a second conductivity type formed in said surface area so as to be separated from each other about a first line on said substrate, a pair of first impurity regions of said first conductivity type formed in said substrate so as to be commonly connected to opposed ends of said source and drain regions and extending parallel to said first line, said pair of first impurity regions having lower impurity concentration than does said substrate, a pair of second impurity regions of said first conductivity type formed in said substrate extending parallel to said first line so as to be connected to said pair of first impurity regions, respectively, such that said pair of first impurity regions are respectively sandwiched between said pair of second impurity regions and said source and drain regions, said pair of second impurity regions having higher impurity concentration than does said substrate, a gate oxide film formed on said substrate, and a gate electrode formed on said gate oxide film so as to be located above an area between said source region and said drain region, and extending along said first line, wherein said source and drain regions are deeper in depth than are said first and second impurity regions, and said first impurity region and said second impurity region are substantially equal in depth.
Claim 9
Dependent Claim
245 words
A semiconductor device comprising: a semiconductor substrate provided with a transistor having a gate electrode extending in a first direction, said transistor having N + -type source and drain regions formed in a P-type area of said substrate, a pair of P + -type impurity regions formed in said P-type area of said substrate and elongated in a second direction perpendicular to said first direction, and crossing under said gate electrode such that said source and drain regions extend between said pair of P + -type impurity regions, said P + -type impurity regions having an impurity concentration in a range of 10 12 cm to 10 14 cm -3 which is higher than that of said P-type area of said substrate, a pair of first N - -type impurity regions formed in said P-type area of said substrate, such that each of said first N - -type impurity regions is located between said source region and said P + -type impurity regions, and a pair of second N - -type impurity regions formed in said P-type area of said substrate, such that each of said second N - -type impurity regions is located between said drain region and said P + -type impurity regions, said first and second N - -type impurity regions having an impurity concentration in a range of 10 14 cm -3 to 10 15 cm -3 which is lower than that of said N + -type source and drain regions.
Claim 10
Dependent Claim
245 words
A semiconductor device comprising: a semiconductor substrate provided with a transistor having a gate electrode extending in a first direction, said transistor having N + -type source and drain regions formed in a P-type area of said substrate, a pair of P + -type impurity regions formed in said P-type area of said substrate and elongated in a second direction perpendicular to said first direction, and crossing under said gate electrode such that said source and drain regions extend between said pair of P + -type impurity regions, said P + -type impurity regions having an impurity concentration in a range of 10 12 cm to 10 14 cm -3 which is higher than that of said P-type area of said substrate, a pair of first N - -type impurity regions formed in said P-type area of said substrate, such that each of said first N - -type impurity regions is located between said source region and said P + -type impurity regions, and a pair of second N - -type impurity regions formed in said P-type area of said substrate, such that each of said second N - -type impurity regions is located between said drain region and said P + -type impurity regions, said first and second N - -type impurity regions having an impurity concentration in a range of 10 14 cm -3 to 10 15 cm -3 which is lower than that of said N + -type source and drain regions.
Claim 11
Dependent Claim
164 words
A semiconductor device comprising: a semiconductor substrate provided with a transistor having a gate electrode extending in a first direction, said transistor having N + -type source and drain regions formed in a P-type area of said substrate, a pair of P + -type impurity regions formed in said P-type area of said substrate and elongated in a second direction perpendicular to said first direction, and crossing under said gate electrode such that said source and drain regions extend between said pair of P + -type impurity regions, said P + -type impurity regions having an impurity concentration in a range of 10 12 cm -3 to 10 14 cm -3 which is higher than that of said P-type area of said substrate, and a pair of P - -type impurity regions formed in said P-type area of said substrate such that each of said first P - -type impurity regions is located between said P+-type impurity regions and said source and drain regions.
Claim 12
Dependent Claim
164 words
A semiconductor device comprising: a semiconductor substrate provided with a transistor having a gate electrode extending in a first direction, said transistor having N + -type source and drain regions formed in a P-type area of said substrate, a pair of P + -type impurity regions formed in said P-type area of said substrate and elongated in a second direction perpendicular to said first direction, and crossing under said gate electrode such that said source and drain regions extend between said pair of P + -type impurity regions, said P + -type impurity regions having an impurity concentration in a range of 10 12 cm -3 to 10 14 cm -3 which is higher than that of said P-type area of said substrate, and a pair of P - -type impurity regions formed in said P-type area of said substrate such that each of said first P - -type impurity regions is located between said P+-type impurity regions and said source and drain regions.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-10-17 | 1998-04-18 | 1998-10-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-10-17 | 2002-04-18 | 2002-10-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-10-17 | 2006-04-18 | 2006-10-18 | $7700.00 | Window Closed / Lapsed |