← Back to Patent Explorer
US5346847A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for fabricating a semiconductor memory device having storage node overlap with bit line

Assignee: SK Hynix Inc
•
Filing: 1993-10-05
•
Granted: 1994-09-13
•
Expires: 2013-10-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a semiconductor memory device in which a bit line ring which functions as a bit line is formed at the upper and lower stage of the bit line and a storage node is formed to be overlapped in the same direction with said bit line formed perpendicularly to a word line to improve the integration degree. Therefore, a capacitor area can be increased without an increase of an area of the unit cell to improve the integration degree of a semiconductor memory device and the generation of the bent portion of the active region can be avoided to decrease the distortion.

Inventors

  • 👤 Young K. Jun

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 12:31
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; Y; Y10; Y10S; Y10S257/00; Y10S257/905

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 224 words
A method for fabricating a semiconductor memory device, including: providing a substrate; forming a plurality of active regions on the substrate, each active region formed by successively forming a field oxide for isolating the active region from adjacent active regions, a gate, a laterally spaced source and drain region, and a first oxide film which covers the gate; filling a doped polysilicon film over each source region to form a source contact connection layer; forming a second oxide film over the gates and the source and drain regions; removing the second oxide film over the drain regions; filling a second doped polysilicon film over each drain region to form drain contact connection layers; forming a refractory metal bit line over each drain contact connection layer; forming an insulating film for leveling the surface over each bit line; forming a refractory metal side wall at each side of each bit line and insulating film for levelling the surfaces, the refractory metal of the bit lines and the refractory metal of the side walls being the same material; depositing a third oxide film over the whole surface; removing the second and third oxide films from over the source contact connection layers; and forming a capacitor above each source region, each capacitor including a storage node overlapping a corresponding bit line, a dielectric film and a plate.
Claim 2
Independent Claim 224 words
A method for fabricating a semiconductor memory device, including: providing a substrate; forming a plurality of active regions on the substrate, each active region formed by successively forming a field oxide for isolating the active region from adjacent active regions, a gate, a laterally spaced source and drain region, and a first oxide film which covers the gate; filling a doped polysilicon film over each source region to form a source contact connection layer; forming a second oxide film over the gates and the source and drain regions; removing the second oxide film over the drain regions; filling a second doped polysilicon film over each drain region to form drain contact connection layers; forming a refractory metal bit line over each drain contact connection layer; forming an insulating film for leveling the surface over each bit line; forming a refractory metal side wall at each side of each bit line and insulating film for levelling the surfaces, the refractory metal of the bit lines and the refractory metal of the side walls being the same material; depositing a third oxide film over the whole surface; removing the second and third oxide films from over the source contact connection layers; and forming a capacitor above each source region, each capacitor including a storage node overlapping a corresponding bit line, a dielectric film and a plate.
Claim 3
Dependent Claim 24 words
The method of claim 1 wherein forming the refractory metal bit lines includes isotropically etching a refractory metal film to form the bit lines.
Claim 4
Independent Claim 259 words
A method for fabricating a semiconductor memory device, including: providing a substrate; forming a plurality of active regions on the substrate, each active region formed by successively forming a field oxide for isolating the active region from adjacent active regions, a gate, a laterally spaced source and drain region, and a first oxide film which covers the gate; depositing a first nitride film over the active regions; depositing a second oxide film over the first nitride film; removing the second oxide film and first nitride film over the drain regions to form bit line contact regions; forming first side walls of polysilicon film on sides of the first nitride film and second oxide film at each bit line contact region; successively depositing over each active region a bit line, an insulating film for leveling the surface, and a second nitride film; removing portions of the bit lines, insulating film, and second nitride film from capacitor contact regions above each source region; forming second side walls of the nitride film on sides of the bit line, insulating film and second nitride film over the second oxide film; removing exposed portions of the second oxide film not covered by the second side walls; removing exposed portions of the first and second nitride films and the second side walls; forming a third side wall of an oxide film on sides of the bit line and insulating film; and forming a capacitor above each source region, each capacitor including a storage node overlapping a corresponding bit line, a dielectric film and a plate.
Claim 5
Independent Claim 259 words
A method for fabricating a semiconductor memory device, including: providing a substrate; forming a plurality of active regions on the substrate, each active region formed by successively forming a field oxide for isolating the active region from adjacent active regions, a gate, a laterally spaced source and drain region, and a first oxide film which covers the gate; depositing a first nitride film over the active regions; depositing a second oxide film over the first nitride film; removing the second oxide film and first nitride film over the drain regions to form bit line contact regions; forming first side walls of polysilicon film on sides of the first nitride film and second oxide film at each bit line contact region; successively depositing over each active region a bit line, an insulating film for leveling the surface, and a second nitride film; removing portions of the bit lines, insulating film, and second nitride film from capacitor contact regions above each source region; forming second side walls of the nitride film on sides of the bit line, insulating film and second nitride film over the second oxide film; removing exposed portions of the second oxide film not covered by the second side walls; removing exposed portions of the first and second nitride films and the second side walls; forming a third side wall of an oxide film on sides of the bit line and insulating film; and forming a capacitor above each source region, each capacitor including a storage node overlapping a corresponding bit line, a dielectric film and a plate.
Claim 6
Dependent Claim 19 words
The method of claim 3 wherein depositing an insulating film for levelling the surface includes depositing an oxide film.
Claim 7
Dependent Claim 17 words
The method of claim 3 wherein depositing a bit line includes depositing a refractory metal bit line.
Claim 8
Dependent Claim 16 words
The method of claim 3 wherein depositing a bit line includes depositing a silicide bit line.

References Cited (Backward Citations)

US4864375A Cited
US5111275A Cited
US5229314A Cited
US5219780A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-09-12 1998-03-14 1998-09-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-09-12 2002-03-14 2002-09-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-09-12 2006-03-14 2006-09-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag