US5229314A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing field effect transistor having a multilayer interconnection layer therein with tapered sidewall insulation
Assignee: Mitsubishi Electric Corp
•
Filing: 1992-08-06
•
Granted: 1993-07-20
•
Expires: 2012-08-06
Abstract
Abstract A field effect transistor and a method of manufacturing thereof are disclosed that is not reduced in the characteristic of withstanding voltage between multilayer interconnection layers even when scaled to a higher integration. This field effect transistor includes side walls 21a formed on both sides of a bit line 15 so that the bottom side end contacts the upper surface of side walls 20a of gate electrodes 4b and 4c. The thickness of an insulating film interposed between gate electrodes 4b and 4c and a base portion 11a forming a low electrode 11 of a capacitor is not reduced. The characteristic of withstanding voltage is not deteriorated between multilayer interconnection layers even when scaled to higher integration.
Inventors
- 👤 Tomonori Okudaira
- 👤 Hideaki Arima
- 👤 Makoto Ohi
- 👤 Kaoru Motonami
- 👤 Yasushi Matsui
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 00:12
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/258; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/318; H10D30/00; H10D30/60; H10D30/611
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
164 words
A method of manufacturing a field effect transistor comprising the steps of: forming an electrode layer on a semiconductor substrate, forming a first insulating layer constituted by a first upper oxide film (20) covering the top of said electrode layer, and a first side wall insulating film (20a, 20b, 20c, 20d) covering the side thereof, and forming an impurity region (6) adjacent to said first side wall insulating film of said semiconductor substrate, forming a conductive layer (15) and a second insulating layer (21) over said semiconductor substrate and on said first insulating layer to pattern a configuration having a side on said first insulating layer, forming a third insulating layer (30) on the surface of said semiconductor substrate, and etching said third insulating layer to form a second side wall insulating film (21a) contacting the side of said conductive layer located over said first insulating layer, with the bottom side end thereof located on the surface of said first side wall insulating film.
Claim 2
Independent Claim
164 words
A method of manufacturing a field effect transistor comprising the steps of: forming an electrode layer on a semiconductor substrate, forming a first insulating layer constituted by a first upper oxide film (20) covering the top of said electrode layer, and a first side wall insulating film (20a, 20b, 20c, 20d) covering the side thereof, and forming an impurity region (6) adjacent to said first side wall insulating film of said semiconductor substrate, forming a conductive layer (15) and a second insulating layer (21) over said semiconductor substrate and on said first insulating layer to pattern a configuration having a side on said first insulating layer, forming a third insulating layer (30) on the surface of said semiconductor substrate, and etching said third insulating layer to form a second side wall insulating film (21a) contacting the side of said conductive layer located over said first insulating layer, with the bottom side end thereof located on the surface of said first side wall insulating film.
Claim 3
Dependent Claim
51 words
The method of manufacturing a field effect transistor according to claim 1, wherein said step of forming said second side wall insulating film (20a) comprises the step of forming a side wall insulating film having the bottom side end thereof located outside the side wall of said conductive layer (4b, 4c).
References Cited (Backward Citations)
JPS59222943A
Cited
US4855801A
Cited
JPS6422057A
Cited
US4970564A
Cited
JPH01257364A
Cited
JPH0240949A
Cited
US5116776A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-19 | 1997-01-18 | 1997-07-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-19 | 2001-01-18 | 2001-07-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-19 | 2005-01-18 | 2005-07-20 | $7700.00 | Window Closed / Lapsed |