Patent US2328771A successfully refreshed from Google Patents.
Patent US5330919A successfully refreshed from Google Patents.
US5330919A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for electrically testing a semiconductor die using a test apparatus having an independent conductive plane
Assignee: NXP USA Inc
•
Filing: 1993-02-08
•
Granted: 1994-07-19
•
Expires: 2013-02-08
Abstract
Abstract A method for controlling a characteristic impedance during testing of a semiconductor die (13). The semiconductor die (13) is mounted in a TAB package (10 or 54 ) wherein the TAB package ( 10 or 54 ) lacks a ground plane. A conductive plate (40 or 70) is removably mounted to a test contact fixture ( 29 or 60 ) . The conductive plate (40 or 70) may be coated with a layer of dielectric material (50, 56, or 74) having a specified thickness. The layer of dielectric material (50, 56, or 74) contacts a plurality of conductive fingers (16). A microstrip transmission line is formed which includes the plurality of conductive fingers (16) , the layer of dielectric material (50, 56, or 74), and the conductive plate (40 or 70). The semiconductor die (13) is tested by a computer controlled automatic tester (28).
Inventors
- 👤 Gregory L. Westbrook
- 👤 William M. Williams
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 12:19
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/23; G; G01; G01R; G01R1/00; G01R1/02; G01R1/04; H10P74/27; H10P74/273; H10W; H10W72/00; H10W72/071; H10W72/077; H10W72/701; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49004
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
214 words
A method for adjusting a characteristic impedance, comprising the steps of: providing a tape carrier for a semiconductor die, the tape carrier comprising a film having a first major surface, a second major surface, a region for receiving the semiconductor die, and a plurality of conductors on the first major surface, each of the plurality of conductors having a first end projecting to the region for receiving the semiconductor die, a central portion, and a second end projecting away from the region for receiving the semiconductor die; providing the semiconductor die, the semiconductor die having a first major surface and a plurality of bonding pads on the first major surface; bonding the first end of each of the plurality of conductors to at least one of the plurality of bonding pads; providing an independent conductive plane, the independent conductive plane having a first major surface and a second major surface wherein the independent conductive plane is separate from the tape carrier and is a removable portion of a test apparatus; coupling the independent conductive plane with the central portion of the plurality of conductors; electrically testing the semiconductor die; and de-coupling the independent conductive plane from the central portion of the plurality of conductors wherein the independent conductive plane remains with the test apparatus.
Claim 2
Independent Claim
214 words
A method for adjusting a characteristic impedance, comprising the steps of: providing a tape carrier for a semiconductor die, the tape carrier comprising a film having a first major surface, a second major surface, a region for receiving the semiconductor die, and a plurality of conductors on the first major surface, each of the plurality of conductors having a first end projecting to the region for receiving the semiconductor die, a central portion, and a second end projecting away from the region for receiving the semiconductor die; providing the semiconductor die, the semiconductor die having a first major surface and a plurality of bonding pads on the first major surface; bonding the first end of each of the plurality of conductors to at least one of the plurality of bonding pads; providing an independent conductive plane, the independent conductive plane having a first major surface and a second major surface wherein the independent conductive plane is separate from the tape carrier and is a removable portion of a test apparatus; coupling the independent conductive plane with the central portion of the plurality of conductors; electrically testing the semiconductor die; and de-coupling the independent conductive plane from the central portion of the plurality of conductors wherein the independent conductive plane remains with the test apparatus.
Claim 3
Dependent Claim
38 words
A method for adjusting a characteristic impedance as claimed in claim 1 wherein the step of providing an independent conductive plane includes providing an independent conductive plane having a dielectric coating on at least the first major surface.
Claim 4
Dependent Claim
43 words
A method for adjusting a characteristic impedance as claimed in claim 2 wherein the step of coupling the independent conductive plane with the central portion includes placing the dielectric coating on the at least first major surface adjacent to the plurality of conductors.
Claim 5
Dependent Claim
46 words
A method for adjusting a characteristic impedance as claimed in claim 1 wherein the step of coupling the independent conductive plane with the central portion of plurality of conductors includes pressing on the first major surface of the tape carrier with a nonconductive resilient pressure pad.
Claim 6
Dependent Claim
30 words
A method for adjusting a characteristic impedance as claimed in claim 1 wherein the step of providing an independent conductive plane includes providing an independent conductive plane having an aperture.
Claim 7
Dependent Claim
36 words
A method for adjusting a characteristic impedance as claimed in claim 1 wherein the step of providing a tape carrier for a semiconductor die includes providing a film having an aperture for receiving the semiconductor die.
Claim 8
Independent Claim
183 words
A method for controlling an impedance within a TAB package, comprising the steps of: providing a lead tape assembly comprising a lead tape, the lead tape having an aperture for receiving a semiconductor chip and a plurality of conductive-fingers for electrically connecting the semiconductor chip to a test apparatus, wherein the semiconductor chip has a plurality of bonding pads and the test apparatus has a corresponding plurality of conductors, each conductive finger having an inner lead for bonding to at least one of the plurality of bonding pads and an outer lead distally located from the inner lead for contacting a corresponding conductor on the test apparatus, and wherein the area between the inner lead and the outer lead forms a fan-out region; providing a conductive plane, wherein the conductive plane is separate from the lead tape assembly and has at least one major surface; coating the at least one major surface of the conductive plane with a dielectric film; temporarily placing the conductive plane in the test apparatus; and placing the plurality of conductive fingers in temporary contact with the dielectric film.
Claim 9
Independent Claim
183 words
A method for controlling an impedance within a TAB package, comprising the steps of: providing a lead tape assembly comprising a lead tape, the lead tape having an aperture for receiving a semiconductor chip and a plurality of conductive-fingers for electrically connecting the semiconductor chip to a test apparatus, wherein the semiconductor chip has a plurality of bonding pads and the test apparatus has a corresponding plurality of conductors, each conductive finger having an inner lead for bonding to at least one of the plurality of bonding pads and an outer lead distally located from the inner lead for contacting a corresponding conductor on the test apparatus, and wherein the area between the inner lead and the outer lead forms a fan-out region; providing a conductive plane, wherein the conductive plane is separate from the lead tape assembly and has at least one major surface; coating the at least one major surface of the conductive plane with a dielectric film; temporarily placing the conductive plane in the test apparatus; and placing the plurality of conductive fingers in temporary contact with the dielectric film.
Claim 10
Dependent Claim
38 words
A method for controlling an impedance within a TAB package as claimed in claim 7 wherein the step of coating includes providing a hard coat anodized layer on the at least one major surface of the conductive plane.
Claim 11
Dependent Claim
44 words
A method for controlling an impedance within a TAB package as claimed in claim 7 wherein the step of coating includes coating the at least one major surface of the conductive plane with polyimide having a thickness of approximately 38.1 micrometers (approximately 1.5 mils).
Claim 12
Dependent Claim
30 words
A method for controlling an impedance within a TAB package as claimed in claim 7 wherein the step of providing a conductive plane includes providing a conductive plane comprising aluminum.
Claim 13
Dependent Claim
66 words
A method for controlling an impedance within a TAB package as claimed in claim 7 wherein the step of placing the plurality of conductive fingers in temporary contact with the dielectric film includes performing an electrical test with the test apparatus, and subsequently separating the plurality of conductive fingers from the dielectric film, wherein the conductive plane and the dielectric film remain with the test apparatus.
Claim 14
Dependent Claim
40 words
A method for controlling an impedance within a TAB package as claimed in claim 7 wherein the step of temporarily placing the conductive plane in the test apparatus includes temporarily placing the conductive plane in a TAB test contact fixture.
Claim 15
Dependent Claim
41 words
A method for controlling an impedance within a TAB package as claimed in claim 7 wherein the step of placing the plurality of conductive fingers in temporary contact with the dielectric film includes setting the conductive plane at a ground potential.
References Cited (Backward Citations)
JPS55125461A
Cited
JPS5623749A
Cited
JPS57162343A
Cited
JPS58139441A
Cited
JPS59164967A
Cited
US4763409A
Cited
JPH0473942A
Cited
US5087877A
Cited
US5086269A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-18 | 1998-01-17 | 1998-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-18 | 2002-01-17 | 2002-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-18 | 2006-01-17 | 2006-07-19 | $7700.00 | Window Closed / Lapsed |