← Back to Patent Explorer
US5329250A Expired / Lapsed US ⏱️ 0.0 years remaining

Double phase locked loop circuit

Assignee: Semiconductor Components Industries LLC
•
Filing: 1993-02-11
•
Granted: 1994-07-12
•
Expires: 2013-02-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frequency of a first VCO (12) for generating a carrier of a video IF signal is set by using a frequency of a second VCO (15) as reference. The oscillation frequency of the second VCO (15) is controlled in response to the phase difference between an output signal of the first VCO (12) and the video IF signal. As a result, the output signal phase of the first VCO (12) is adjusted, and the output signal is locked to a carrier frequency of the video IF signal. Thus, the oscillation frequency of the first VCO (12) can be set automatically. Further, a signal for the phase difference between the output signal of the first VCO (12) and the video IF signal is also applied to the first VCO (12), thereby improving the stability of circuit operation.

Inventors

  • 👤 Hideo Imaizumi
  • 👤 Yoshiaki Takahashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 10:05
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/22; H03L7/23; H03L7/235; H03D; H03D1/00; H03D1/22; H03D1/2281; H03L7/08; H03L7/085; H03L7/087; H03D1/2245; H03D1/2254

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 200 words
A PLL circuit comprising: a first VCO (voltage controlled oscillator) which oscillates at substantially the same frequency as an input signal; a first phase comparator which compares a phase of an oscillation output signal from said first VCO with a phase of said input signal for outputting a signal for a phase difference therebetween; a first loop filter for smoothing the output signal of said first phase comparator; a second VCO whose oscillation frequency is changed in response to an output signal of said first loop filter, said second VCO having a high frequency selectivity compared with said first VCO and oscillating at a frequency lower than said first VCO; a dividing circuit which divides the oscillation output signal of said first VCO for generating substantially the same low frequency signal as said second VCO; a second phase comparator which compares a phase of said dividing circuit with a phase of an oscillation output signal of said second VCO for outputting a signal for a phase difference therebetween; and a second loop filter for smoothing an output signal of said second phase comparator and feeding a signal to control the oscillation frequency of said first VCO into said first VCO.
Claim 2
Dependent Claim 200 words
A PLL circuit comprising: a first VCO (voltage controlled oscillator) which oscillates at substantially the same frequency as an input signal; a first phase comparator which compares a phase of an oscillation output signal from said first VCO with a phase of said input signal for outputting a signal for a phase difference therebetween; a first loop filter for smoothing the output signal of said first phase comparator; a second VCO whose oscillation frequency is changed in response to an output signal of said first loop filter, said second VCO having a high frequency selectivity compared with said first VCO and oscillating at a frequency lower than said first VCO; a dividing circuit which divides the oscillation output signal of said first VCO for generating substantially the same low frequency signal as said second VCO; a second phase comparator which compares a phase of said dividing circuit with a phase of an oscillation output signal of said second VCO for outputting a signal for a phase difference therebetween; and a second loop filter for smoothing an output signal of said second phase comparator and feeding a signal to control the oscillation frequency of said first VCO into said first VCO.
Claim 3
Dependent Claim 24 words
The PLL circuit as claimed in claim 1 wherein said first VCO uses an LC resonator and said second VCO uses a crystal oscillator.
Claim 4
Dependent Claim 39 words
The PLL circuit as claimed in claim 1 wherein the oscillation frequency of said second VCO is an eighth that of said first VCO and said dividing circuit divides the oscillation output signal of said first VCO by 8.
Claim 5
Dependent Claim 87 words
The PLL circuit as claimed in claim 1 further comprising: a detector circuit to which said input signal and the output signal from said first VCO are input for detecting said input signal; a first phase shifting circuit located between said first VCO and said first phase comparator for shifting a phase of an output signal from said first VCO; and a second phase shifting circuit located between said first VCO and said detector circuit for shifting a phase of an output signal from said first VCO.
Claim 6
Dependent Claim 87 words
The PLL circuit as claimed in claim 4 wherein said first phase shifting circuit shifts output of said first VCO 45 degrees for supplying to said first phase comparator a signal which has a phase difference of 90 degrees from said input signal and said second phase shifting circuit shifts output of said first VCO 45 degrees in a direction different from said first phase shifting circuit for supplying to said detector circuit a signal which has a phase difference of 180 degrees from said input signal.
Claim 7
Dependent Claim 17 words
The PLL circuit as claimed in claim 1, wherein said input signal is a video IF signal.
Claim 8
Dependent Claim 25 words
The PLL circuit as claimed in claim 1 further comprising means for applying the output signal of said first loop filter to said first VCO.
Claim 9
Dependent Claim 27 words
The PLL circuit as claimed in claim 7 wherein said signal application means is an adder for adding outputs of said first and second loop filters together.
Claim 10
Dependent Claim 63 words
The PLL circuit as claimed in claim 8 further including: a first multiplier located between said first loop filter and said adder for multiplying the output signal of said first loop filter by a predetermined factor; and a second multiplier located between said second loop filter and said adder for multiplying the output signal of said second loop filter by a predetermined factor.
Claim 11
Dependent Claim 24 words
The PLL circuit as claimed in claim 9 wherein said first VCO uses an LC resonator and said second VCO uses a crystal oscillator.
Claim 12
Dependent Claim 39 words
The PLL circuit as claimed in claim 9 wherein the oscillation frequency of said second VCO is an eighth that of said first VCO and said dividing circuit divides the oscillation output signal of said first VCO by 8.
Claim 13
Dependent Claim 58 words
The PLL circuit as claimed in claim 9 further comprising: a detector circuit to which said input signal and the output signal from said first VCO are input for detecting said input signal; and a phase circuit located between said first VCO and said detector circuit for shifting a phase of an output signal from said first VCO.
Claim 14
Dependent Claim 41 words
The PLL circuit as claimed in claim 12 wherein said phase shifting circuit shifts output of said first VCO 90 degrees for supplying to said detector circuit a signal which has a phase difference of 180 degrees from the input signal.
Claim 15
Dependent Claim 16 words
The PLL circuit as claimed in claim 12 wherein said signal is a video IF signal.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-07-11 1998-01-10 1998-07-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-07-11 2002-01-10 2002-07-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-07-11 2006-01-10 2006-07-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag