Patent US4837445A successfully refreshed from Google Patents.
Patent US5329207A successfully refreshed from Google Patents.
US5329207A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Field emission structures produced on macro-grain polysilicon substrates
Assignee: Micron Technology Inc
•
Filing: 1992-05-13
•
Granted: 1994-07-12
•
Expires: 2012-05-13
Abstract
Abstract A baseplate for a flat panel display comprising relatively thick semiconductor substrate, wherein the semiconductor substrate is a macro-grain polycrystalline substrate, which is amorphized by ion implantation or reformed by recrystallization, to obscure the grain boundaries, thereafter redundant circuitry may be fabricated thereon to further enhance product yield.
Inventors
- 👤 David A. Cathey
- 👤 J. Brett Rolfson
- 👤 Tyler A. Lowrey
- 👤 Trung T. Doan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:42
CPC Classifications
H; H01; H01J; H01J1/00; H01J1/02; H01J1/30; H01J1/304; H01J1/3042; H01J9/00; H01J9/02; H01J9/022; H01J9/025; H01J2201/00; H01J2201/30; H01J2201/304; H01J2201/30403; H01J2201/30407
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
193 words
A baseplate for use in a flat panel display, said baseplate comprising: a semiconductor substrate said substrate being a relatively thick macro-grain polycrystalline substrate, said substrate being a first side and a second side; a conductive layer being disposed superjacent said first side of said substrate; at least one insulating layer being disposed superjacent said conductive layer, said insulating layer having a plurality of spaces disposed therein; an anode grid being disposed superjacent said insulating layer, said anode grip having a plurality of cavities disposed therein, said cavities having a shape, said anode grid being disposed on said insulating layer such that said spaces of said insulating layer are contiguous with said cavities in said anode grid; a plurality of cathode tips being disposed superjacent said conductive layer, said cathode tips extending through said spaces in said insulating layer to a point in said cavities of said anode grid such that a voltage differential between sand anode grid and one of said cathode tips will cause electrons to be emitted from said cathode tip; and a power source, said power source providing said voltage differential between said anode grip and said cathode tips.
Claim 2
Dependent Claim
193 words
A baseplate for use in a flat panel display, said baseplate comprising: a semiconductor substrate said substrate being a relatively thick macro-grain polycrystalline substrate, said substrate being a first side and a second side; a conductive layer being disposed superjacent said first side of said substrate; at least one insulating layer being disposed superjacent said conductive layer, said insulating layer having a plurality of spaces disposed therein; an anode grid being disposed superjacent said insulating layer, said anode grip having a plurality of cavities disposed therein, said cavities having a shape, said anode grid being disposed on said insulating layer such that said spaces of said insulating layer are contiguous with said cavities in said anode grid; a plurality of cathode tips being disposed superjacent said conductive layer, said cathode tips extending through said spaces in said insulating layer to a point in said cavities of said anode grid such that a voltage differential between sand anode grid and one of said cathode tips will cause electrons to be emitted from said cathode tip; and a power source, said power source providing said voltage differential between said anode grip and said cathode tips.
Claim 3
Dependent Claim
22 words
The baseplate according to claim 1, wherein less than one percent of said macro-grains are smaller than approximately 0.5 mm in diameter.
Claim 4
Dependent Claim
17 words
The baseplate according to claim 2, wherein said macrograin substrate has a thickness greater than 300 microns.
Claim 5
Dependent Claim
24 words
The baseplate according to claim 1, wherein redundant address circuits are disposed superjacent said conductive layer, said redundant circuits selectively activating said cathode tips.
Claim 6
Dependent Claim
27 words
The baseplate according to claim 4, wherein said redundant circuits are comprised of at least two transistors, said transistors being at least one of CMOS and NMOS.
Claim 7
Dependent Claim
102 words
A process for forming a baseplate having a macro-grain polysilicon substrate for use in a flat panel display, said baseplate fabricated from the following steps comprising: reforming macro-grain substrate, said substrate having grain boundaries, said boundaries being approximately 0.5 mm apart, whereby said reforming of said macro-grain substrate obscures said grain boundaries; patterning said substrate, thereby defining at least one emitter; etching said substrate, thereby exposing said emitter, depositing an insulating layer superjacent said substrate and at a distance around said emitter; and depositing a conductive layer in a pattern superjacent said insulating layer, said conductive layer functioning as an anode grid.
Claim 8
Dependent Claim
102 words
A process for forming a baseplate having a macro-grain polysilicon substrate for use in a flat panel display, said baseplate fabricated from the following steps comprising: reforming macro-grain substrate, said substrate having grain boundaries, said boundaries being approximately 0.5 mm apart, whereby said reforming of said macro-grain substrate obscures said grain boundaries; patterning said substrate, thereby defining at least one emitter; etching said substrate, thereby exposing said emitter, depositing an insulating layer superjacent said substrate and at a distance around said emitter; and depositing a conductive layer in a pattern superjacent said insulating layer, said conductive layer functioning as an anode grid.
Claim 9
Dependent Claim
57 words
The process according to claim 6, further comprising the step of: forming redundant circuits on said substrate, each of said circuits having at least two transistors, whereby at least one of said emitter and said anode grid is controlled by a set of said at least two transistors, said at least two transistors being connected in parallel.
Claim 10
Dependent Claim
20 words
The process according to claim 7, wherein said at least two transistors are at least one of CMOS and NMOS.
Claim 11
Dependent Claim
17 words
The process according to claim 8, wherein said macrograin substrate has a thickness greater than 300 microns.
Claim 12
Dependent Claim
21 words
The process according to claim 9, wherein said reforming step is accomplished through ion implantation, said ion implantation using fluorine ions.
Claim 13
Dependent Claim
14 words
The process according to claim 9, wherein said reforming step is accomplished through recrystallization.
Claim 14
Dependent Claim
99 words
A process for forming a baseplate having a macro-grain polysilicon substrate for use in a flat panel display, said baseplate fabricated from the following steps comprising: applying an insulator material superjacent said macro-grain substrate; applying a silicon layer superjacent said insulator material; patterning said silicon layer thereby defining a site of at least one emitter; etching said substrate, thereby forming said emitter at said site; depositing an insulating layer superjacent said substrate and at a periphery of said emitter; and depositing a conductive layer in a pattern superjacent said insulating layer, said conductive layer functioning as an anode grid.
Claim 15
Dependent Claim
99 words
A process for forming a baseplate having a macro-grain polysilicon substrate for use in a flat panel display, said baseplate fabricated from the following steps comprising: applying an insulator material superjacent said macro-grain substrate; applying a silicon layer superjacent said insulator material; patterning said silicon layer thereby defining a site of at least one emitter; etching said substrate, thereby forming said emitter at said site; depositing an insulating layer superjacent said substrate and at a periphery of said emitter; and depositing a conductive layer in a pattern superjacent said insulating layer, said conductive layer functioning as an anode grid.
Claim 16
Dependent Claim
70 words
The process according to claim 12, further comprising the step of: forming redundant circuits on said substrate, each of said circuits having at least two transistors, whereby at least one of said emitter and said anode grid is controlled by a set of said at least two transistors, said at least two transistors being connected in parallel, thereby compensating for any leakage in one of said at least two transistors.
Claim 17
Dependent Claim
20 words
The process according to claim 13, wherein said at least two transistors are at least one of CMOS and NMOS.
Claim 18
Dependent Claim
17 words
The process according to claim 14, wherein said macrograin substrate has a thickness greater than 300 microns.
Claim 19
Dependent Claim
19 words
The process according to claim 15, further comprising the step of: deselecting one of said at least two transistors.
Claim 20
Dependent Claim
25 words
The process according to claim 16, wherein said deselecting of said one of said at least two transistors is accomplished with a high energy beam.
Claim 21
Dependent Claim
19 words
The process according to claim 17, wherein said silicon layer comprises at least one of amorphous silicon and polysilicon.
Claim 22
Dependent Claim
24 words
The process according to claim 18, further comprising the step of: creating diffuse P/N junctions in said insulator material prior to said patterning step.
Claim 23
Dependent Claim
20 words
The process according to claim 19, further comprising the step of recrystallizing said silicon layer prior to said patterning step.
References Cited (Backward Citations)
US3755704A
Cited
US3812559A
Cited
US3665241A
Cited
US3875442A
Cited
US4196041A
Cited
US4923421A
Cited
US4997780A
Cited
US5217401A
Cited
US4943343A
Cited
US5064396A
Cited
US5083958A
Cited
US5229331A
Cited
US5186670A
Cited
US5205770A
Cited
US5232549A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-11 | 1998-01-10 | 1998-07-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-11 | 2002-01-10 | 2002-07-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-11 | 2006-01-10 | 2006-07-12 | $7700.00 | Window Closed / Lapsed |