Patent US5322812A successfully refreshed from Google Patents.
US5322812A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Improved method of fabricating antifuses in an integrated circuit device and resulting structure
Assignee: Crosspoint Solutions Inc
•
Filing: 1991-10-24
•
Granted: 1994-06-21
•
Expires: 2011-10-24
Abstract
Abstract Various improvements in the fabrication of an antifuse having silicon-amorphous silicon-metal layer structure are presented. Included are improved deposition techniques for the amorphous silicon layer. The improvements include steps for the fabrication of such an antifuse without the use of platinum and the resulting antifuse and contact structures.
Inventors
- 👤 Pankaj Dixit
- 👤 William P. Ingram, III
- 👤 Monta R. Holzworth
- 👤 Richard Klein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 17:52
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/065; H10D; H10D48/00; H10D48/30; H10D48/38; H10D48/381; H10W20/40; H10W20/49; H10W20/491; Y; Y10; Y10S; Y10S438/00; Y10S438/935
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
216 words
A method of fabricating antifuses and standard contacts in an integrated circuit, comprising forming first silicon dioxide layer on a semiconductor substrate; forming a polysilicon layer over said first silicon dioxide layer; forming a metal silicide layer over said polysilicon layer; defining said polysilicon layer and said metal silicide layer to form a first conducting line; depositing a second silicon dioxide layer over said semiconductor substrate and said first conducting line; forming contact holes in said second silicon dioxide layer to expose portions of said first conducting line; forming a third silicon dioxide layer in said contact holes; removing said third silicon dioxide layer in said contact holes where antifuses are to be located; depositing an amorphous silicon layer; defining said amorphous silicon layer so that portions of said amorphous silicon layer cover said contact holes where antifuses are to be located; removing said third silicon dioxide layer in said contact holes where standard contacts are to be formed; depositing a barrier metal layer; depositing an aluminum alloy layer; and defining said barrier metal and aluminum alloy layers to form a second conducting line; whereby antifuses are formed in said contact holes covered by said amorphous silicon layer portions and standard contacts are formed in said contact holes not covered by said amorphous silicon layer portions.
Claim 2
Independent Claim
216 words
A method of fabricating antifuses and standard contacts in an integrated circuit, comprising forming first silicon dioxide layer on a semiconductor substrate; forming a polysilicon layer over said first silicon dioxide layer; forming a metal silicide layer over said polysilicon layer; defining said polysilicon layer and said metal silicide layer to form a first conducting line; depositing a second silicon dioxide layer over said semiconductor substrate and said first conducting line; forming contact holes in said second silicon dioxide layer to expose portions of said first conducting line; forming a third silicon dioxide layer in said contact holes; removing said third silicon dioxide layer in said contact holes where antifuses are to be located; depositing an amorphous silicon layer; defining said amorphous silicon layer so that portions of said amorphous silicon layer cover said contact holes where antifuses are to be located; removing said third silicon dioxide layer in said contact holes where standard contacts are to be formed; depositing a barrier metal layer; depositing an aluminum alloy layer; and defining said barrier metal and aluminum alloy layers to form a second conducting line; whereby antifuses are formed in said contact holes covered by said amorphous silicon layer portions and standard contacts are formed in said contact holes not covered by said amorphous silicon layer portions.
Claim 3
Dependent Claim
24 words
The method of claim 1 wherein said metal silicide layer comprises a metal from the group consisting of cobalt, titanium, tugngsten, molybdenum and tantalum.
Claim 4
Dependent Claim
13 words
The method of claim 2 wherein said metal silicide layer comprises tungsten silicide.
Claim 5
Dependent Claim
29 words
The method of claim 1 wherein said barrier metal layer comprises titanium from the group consisting of titanium-tungsten, titanium nitride, and a dual layer of titanium and titanium nitride.
Claim 6
Dependent Claim
12 words
The method of claim 4 wherein said barrier metal layer comprises TiW.
Claim 7
Dependent Claim
28 words
The method of claim 1 wherein said amorphous silicon layer depositing step is performed by low pressure chemical vapor deposition at a temperature of approximately 540 degrees Centigrade.
Claim 8
Dependent Claim
28 words
The method of claim 1 wherein said amorphous silicon layer depositing step is performed by plasma-enhanced chemical vapor deposition at a temperature in the range of 300-400° C.
Claim 9
Dependent Claim
25 words
The method of claim 7 wherein said amorphous silicon layer depositing step comprises running a mixture of argon and 5-10% silane through a process chamber.
Claim 10
Dependent Claim
30 words
The method of claim 8 wherein said mixture running step comprises running argon at a flow rates of 4000 sccm and running silane at a flow rate of 200-400 sccm.
Claim 11
Dependent Claim
28 words
The method of claim 7 wherein said amorphous silicon layer depositing step is performed by plasma-enhanced chemical vapor deposition at a pressure in the range of 2-6 Torr.
Claim 12
Dependent Claim
38 words
The method of claim 1 wherein said contact hole forming step includes forming contact holes in said second silicon dioxide layer to expose portions of said semiconductor substrate so that said second conducting line contacts said semiconductor substrate.
Claim 13
Dependent Claim
18 words
The method of claim 1 wherein said third silicon dioxide layer is at about 200 Angstroms and greater.
References Cited (Backward Citations)
US3877049A
Cited
GB2038552A
Cited
JPS56124233A
Cited
US4585490A
Cited
US4569120A
Cited
US4569121A
Cited
US4651409A
Cited
US4585517A
Cited
US4748490A
Cited
US5084417A
Cited
US5047367A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-06-20 | 1997-12-20 | 1998-06-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-06-20 | 2001-12-20 | 2002-06-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-06-20 | 2005-12-20 | 2006-06-21 | $7700.00 | Window Closed / Lapsed |