Patent US5317209A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5317209A Expired / Lapsed US ⏱️ 0.0 years remaining

Dynamic three-state bussing capability in a configurable logic array

Assignee: Atmel Corp
•
Filing: 1993-02-05
•
Granted: 1994-05-31
•
Expires: 2013-02-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention provides a configurable logic array that includes a plurality of individually configurable logic cells arranged in a matrix that includes a plurality of rows of logic cells and a plurality of columns of logic cells. The array further includes at least one horizontally aligned local bus running between adjacent rows of logic cells, the logic cells in the adjacent rows being connectable thereto, and at least one vertically aligned local bus running between adjacent columns of logic cells, the logic cells in the adjacent columns being connectable thereto. The array also includes means for configuring the array such that any logic cell A in the array can write to a local bus which can be linked through the array's bussing network so that logic cell A can be read by any other logic cell B; correspondingly, logic cell B can write to a local bus which is linked through the same components such that data written by logic cell B can be read by logic cell A. Whether a logic element is reading from or writing to a local bus in controlled by a logic function created in the array. The configuration capability is due to means for placing the bus drivers in a high impedance state, means for bidirectional bussing capability due to extra passgates in the array repeaters, and means for connecting horizontal busses to vertical busses through the use of a core cell to bus interface.

Inventors

  • 👤 Tim Garverick
  • 👤 Rafael C. Camarota

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 13:03
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K17/00; H03K17/22; H03K17/223; H03K19/003; H03K19/00346; H03K19/00361; H03K19/1733; H03K19/1735; H03K19/1736; H03K19/17704; H03K19/17724; H03K19/17728

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 196 words
A configurable logic array comprising: a plurality of individually configurable logic cells arranged in a matrix that includes a plurality of rows of configurable logic cells and a plurality of columns of configurable logic cells; at least one row local bus running between adjacent rows of configurable logic cells, said configurable logic cells in said adjacent rows being selectively connectable thereto; =p1 at least one column local bus running between adjacent columns of configurable logic cells, said configurable logic cells in said adjacent columns being selectively connectable thereto; configurable repeater means responsive to preselected repeater configuration signals for selectively connecting row local busses and column local busses to define a bussing network; configuration means for providing the preselected repeater configuration signals and for also provided logic cell configuration signals to first and second configurable logic cells to selectively connect the first and second configurable logic cells to the bussing network such that the first configurable logic cell can write data to the bussing network to be read by the second configurable logic cell and, corresponding, the second configurable logic cell can write data to the bussing network to be read by the first configurable logic cell.
Claim 2
Dependent Claim 196 words
A configurable logic array comprising: a plurality of individually configurable logic cells arranged in a matrix that includes a plurality of rows of configurable logic cells and a plurality of columns of configurable logic cells; at least one row local bus running between adjacent rows of configurable logic cells, said configurable logic cells in said adjacent rows being selectively connectable thereto; =p1 at least one column local bus running between adjacent columns of configurable logic cells, said configurable logic cells in said adjacent columns being selectively connectable thereto; configurable repeater means responsive to preselected repeater configuration signals for selectively connecting row local busses and column local busses to define a bussing network; configuration means for providing the preselected repeater configuration signals and for also provided logic cell configuration signals to first and second configurable logic cells to selectively connect the first and second configurable logic cells to the bussing network such that the first configurable logic cell can write data to the bussing network to be read by the second configurable logic cell and, corresponding, the second configurable logic cell can write data to the bussing network to be read by the first configurable logic cell.

References Cited (Backward Citations)

US4870302A Cited
US4935734A Cited
US4700187A Cited
US4873459A Cited
US5187393A Cited
US4873459B1 Cited
US4918440A Cited
US5019736A Cited
US5155389A Cited
WO1990011648A1 Cited
US5144166A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-05-30 1997-11-29 1998-05-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-05-30 2001-11-29 2002-05-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-05-30 2005-11-29 2006-05-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag