Patent US5315168A successfully refreshed from Google Patents.
US5315168A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Peak hold circuit with improved linearity
Assignee: Fujitsu Ltd
•
Filing: 1993-04-28
•
Granted: 1994-05-24
•
Expires: 2013-04-28
Abstract
Abstract A peak hold circuit includes an operational amplifier in a continually closed feedback loop and a peak hold capacitor with a discharge path. An input signal is received at a first input of the amplifier, and the output of the amplifier is fed to a first transistor then fed back therefrom to a second input of the amplifier. A current sink is coupled to the first transistor for drawing a current therefrom so that the feedback signal is continually provided to the second amplifier input, ensuring that the amplifier is in a continually closed feedback loop. The output of the amplifier is supplied to the peak hold capacitor through a second transistor.
Inventors
- 👤 David E. Norton, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 17:48
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/153; H03K5/1532; G; G01; G01R; G01R19/00; G01R19/04
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
144 words
Apparatus for detecting peak values in an input signal, said apparatus comprising: operational amplifier means having a first amplifier input for receiving said input signal, a second amplifier input for receiving a feedback signal, and an amplifier output for providing an amplified signal; first transistor means for receiving said amplified signal and having a first transistor output for providing said feedback signal; current sink means coupled to said first transistor output for drawing a current from said first transistor means so that said feedback signal is continually provided from said first transistor means to said second amplifier input; peak hold capacitor means for storing a charge representing a peak amplitude of said input signal; second transistor means for receiving said amplified signal and for coupling said amplified signal to said peak hold capacitor means; and discharge means for discharging said peak hold capacitor means.
Claim 2
Dependent Claim
144 words
Apparatus for detecting peak values in an input signal, said apparatus comprising: operational amplifier means having a first amplifier input for receiving said input signal, a second amplifier input for receiving a feedback signal, and an amplifier output for providing an amplified signal; first transistor means for receiving said amplified signal and having a first transistor output for providing said feedback signal; current sink means coupled to said first transistor output for drawing a current from said first transistor means so that said feedback signal is continually provided from said first transistor means to said second amplifier input; peak hold capacitor means for storing a charge representing a peak amplitude of said input signal; second transistor means for receiving said amplified signal and for coupling said amplified signal to said peak hold capacitor means; and discharge means for discharging said peak hold capacitor means.
Claim 3
Dependent Claim
24 words
The apparatus of claim 1, wherein said discharge means includes third transistor means coupled to said peak hold capacitor means for draining charge therefrom.
Claim 4
Dependent Claim
81 words
The apparatus of claim 2, wherein said second transistor means decouples said amplifier output from said peak hold capacitor means after a peak value of said input signal is stored on said peak hold capacitor means; and said discharge means also includes discharge capacitor means coupled to said third transistor means for storing charge when said peak hold capacitor means stores charge and for discharging the charge stored thereby when said amplifier output is decoupled from said peak hold capacitor means.
Claim 5
Dependent Claim
44 words
The apparatus of claim 3, wherein said discharge capacitor means generates a ramp signal while discharging, and said third transistor means discharges said peak hold capacitor means when the value of said ramp signal is substantially equal to the value of said input signal.
Claim 6
Dependent Claim
32 words
The apparatus of claim 1, wherein said first transistor means has a first current density, and said second transistor means has a second current density substantially equal to said first current density.
Claim 7
Dependent Claim
22 words
The apparatus of claim 5, wherein said discharge means includes third transistor means for draining charge from said peak hold capacitor means.
Claim 8
Dependent Claim
34 words
The apparatus of claim 6, further including fourth transistor means for coupling said first transistor means to said discharge means so that current from said first transistor means can flow to said discharge means.
Claim 9
Dependent Claim
106 words
The apparatus of claim 7, wherein a first current flows through said second transistor means when said peak hold capacitor means charges; wherein said discharge means includes discharge capacitor means coupled to said third transistor means and to said fourth transistor means so that a second current flows through said third and fourth transistor means to said discharge capacitor means when said peak hold capacitor means discharges; wherein a first part of said second current flows through said second transistor means to said third transistor means; and wherein a second part of said second current flows through said first transistor means to said fourth transistor means.
Claim 10
Dependent Claim
23 words
The apparatus of claim 7, further including a voltage source coupled between said operational amplifier means and said third and fourth transistor means.
Claim 11
Dependent Claim
18 words
The apparatus of claim 7, wherein said first transistor means is also coupled to said third transistor means.
References Cited (Backward Citations)
US3702942A
Cited
US3733553A
Cited
US3870906A
Cited
US4093874A
Cited
US4495429A
Cited
US4697098A
Cited
US5023733A
Cited
US5003523A
Cited
US5016005A
Cited
US4992674A
Cited
US5025456A
Cited
US5047666A
Cited
US5105316A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-23 | 1997-11-22 | 1998-05-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-23 | 2001-11-22 | 2002-05-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-23 | 2005-11-22 | 2006-05-24 | $7700.00 | Window Closed / Lapsed |