← Back to Patent Explorer
US5295247A Expired / Lapsed US ⏱️ 0.0 years remaining

Local IDE (integrated drive electronics) bus architecture

Assignee: Micronics Computers Inc
•
Filing: 1992-04-17
•
Granted: 1994-03-15
•
Expires: 2012-04-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A local bus IDE (Integrated Drive Electronics) interface bus architecture provides a direct connection to enable a fast interface between CPU and IDE drives. Also, a programmable command pulse width and I/O cycle recovery time is implemented at the IDE port to provide a finely tuned tuned access cycle time for different drives and provide optimum performance. Also, there is the capability of implementing existing hard disk interfaces with future drives.

Inventors

  • 👤 Wen L. Chang
  • 👤 Justin S. Wang
  • 👤 Dean Chang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 16:27
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 200 words
A local bus integrated drive electronics (IDE) architecture comprising: an IDE interface, said IDE interface including a data port with an address for transferring data, a first command port with addresses for transferring a first set of commands, and a second command port for receiving a second set of commands; a hard disk drive coupled to said IDE interface; control means coupled to said second command port; a CPU coupled to a local bus, said local bus for transmitting data and commands operating at a first clock rate; an industry standard architecture (ISA) bus for transmitting data and commands operating at a second clock rate; means for interfacing said ISA bus to said local bus of said CPU; means for coupling said data port of said IDE interface to said local bus of said CPU; means for coupling said first command port of said IDE interface to said ISA bus; means for transferring said data and said second set of commands between said hard disk drive and said CPU in proportion to said first clock rate; and means for transferring said first set of commands between said CPU and said hard disk drive in proportion to said second clock rate.
Claim 2
Dependent Claim 200 words
A local bus integrated drive electronics (IDE) architecture comprising: an IDE interface, said IDE interface including a data port with an address for transferring data, a first command port with addresses for transferring a first set of commands, and a second command port for receiving a second set of commands; a hard disk drive coupled to said IDE interface; control means coupled to said second command port; a CPU coupled to a local bus, said local bus for transmitting data and commands operating at a first clock rate; an industry standard architecture (ISA) bus for transmitting data and commands operating at a second clock rate; means for interfacing said ISA bus to said local bus of said CPU; means for coupling said data port of said IDE interface to said local bus of said CPU; means for coupling said first command port of said IDE interface to said ISA bus; means for transferring said data and said second set of commands between said hard disk drive and said CPU in proportion to said first clock rate; and means for transferring said first set of commands between said CPU and said hard disk drive in proportion to said second clock rate.
Claim 3
Dependent Claim 22 words
The architecture as in claim 1 wherein said second command port of said IDE interface has a software programmable command pulse width.
Claim 4
Dependent Claim 30 words
The architecture as in claim 1 including a software programmable I/O cycle recovery time to satisfy the I/O cycle recovery time requirements of various models of said hard disk drive.
Claim 5
Dependent Claim 18 words
The architecture as in claim 1 wherein said first clock rate is greater than said second clock rate.

References Cited (Backward Citations)

US5091850A Cited
US5157774A Cited
US5034917A Cited
US5179667A Cited
US5125080A Cited
US5179713A Cited
US5109517A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-03-14 1997-09-13 1998-03-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-03-14 2001-09-13 2002-03-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-03-14 2005-09-13 2006-03-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag