US5269880A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Tapering sidewalls of via holes
Assignee: Nortel Networks Ltd
•
Filing: 1992-04-03
•
Granted: 1993-12-14
•
Expires: 2012-04-03
Abstract
Abstract A method of tapering side walls of via holes and a tapered via hole structure for an integrated circuit is provided. Via holes having steep sidewalls are provided in an insulating layer overlying a conductive layer on a substrate, with an underlying conductive layer exposed at a bottom of each via hole. A protective layer is provided over the conductive layer in each via hole, and over the sidewalls. The via holes are then tapered by argon sputter etching to remove the protective layer and part of the insulating layer from the sidewall and around the peripheral edge of each via hole, thereby smoothly tapering the sidewall and providing a via hole increasing continuously in diameter from the bottom to the upper peripheral edge of the via hole. Via holes of multiple depths are simultaneously and smoothly tapered to the bottom of the via holes Any sputtered debris remaining in the via holes after the sputter etch step is removed by reactive ion etching to clean the conductive layer exposed in each via hole and allow for formation of reliable electrical contacts.
Inventors
- 👤 Gurvinder Jolly
- 👤 Bud K. Yung
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 13:43
CPC Classifications
H; H10; H10P; H10P70/00; H10P70/20; H10P70/23; H10P70/234; H10P50/00; H10P50/20; H10P50/28; H10P50/282; H10P50/283; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081; H10W20/082; Y; Y10; Y10S; Y10S148/00; Y10S148/161; Y10S438/00; Y10S438/972
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
188 words
A method of tapering sidewalls of via holes comprising: providing a substrate having a first conductive layer, an insulating layer overlying the conductive layer, the insulating layer defining therethrough a steep-sided via hole, the insulating layer forming a steep sidewall of the via hole extending from a peripheral edge to a bottom of the hole and the underlying conductive layer being exposed at the bottom of the via hole; providing a protective layer of a uniform predetermined thickness extending over the insulating layer and over sidewalls of the via hole and over the exposed conductive layer within the via hole; and sputter etching the protective layer and the insulating layer to remove the protective layer and etch the insulating layer, whereby during sputter etching to remove the predetermined thickness of the protective layer from the conductive layer, material of the insulating layer is removed by sputtering from the peripheral edge and from the sidewall of the via hole thereby smoothly tapering the sidewall, to provide a tapered via hole increasing continuously in diameter from the bottom of the via hole towards the peripheral edge of the via hole.
Claim 2
Independent Claim
188 words
A method of tapering sidewalls of via holes comprising: providing a substrate having a first conductive layer, an insulating layer overlying the conductive layer, the insulating layer defining therethrough a steep-sided via hole, the insulating layer forming a steep sidewall of the via hole extending from a peripheral edge to a bottom of the hole and the underlying conductive layer being exposed at the bottom of the via hole; providing a protective layer of a uniform predetermined thickness extending over the insulating layer and over sidewalls of the via hole and over the exposed conductive layer within the via hole; and sputter etching the protective layer and the insulating layer to remove the protective layer and etch the insulating layer, whereby during sputter etching to remove the predetermined thickness of the protective layer from the conductive layer, material of the insulating layer is removed by sputtering from the peripheral edge and from the sidewall of the via hole thereby smoothly tapering the sidewall, to provide a tapered via hole increasing continuously in diameter from the bottom of the via hole towards the peripheral edge of the via hole.
Claim 3
Dependent Claim
35 words
A method according to claim 1 comprising a step of removing sputtered debris from the bottom of the tapered via hole after the sputter etching step, thereby exposing the conductive layer within the via hole.
Claim 4
Dependent Claim
28 words
A method according to claim 2 wherein the step of removing sputtered debris from the bottom of the tapered via hole comprises reactive ion etching of sputtered material.
Claim 5
Independent Claim
208 words
A method of tapering sidewalls of via holes for multilevel interconnect structures, comprising: providing a substrate having a conductive layer and an overlying insulating layer, the insulating layer defining steep sidewalls of a plurality of deep and shallow via holes extending therethrough, a shallow via hole extending through a first thickness of the dielectric layer and a deep via hole extending through a second and greater thickness of the insulating layer, portions of the conductive layer being exposed within a bottom of each via hole; providing a protective layer of a uniform predetermined thickness extending over the insulating layer and over sidewalls of each via hole and over the conductive layer exposed within each via hole; and sputter etching the protective layer and the insulating layer to remove the protective layer and etch the insulating layer, whereby during sputter etching to remove the predetermined thickness of the protective layer from the conductive layer in each via hole, material of the insulating layer is removed by sputtering from the peripheral edge and from the sidewall of each via hole thereby smoothly tapering each sidewall to provide a tapered via hole increasing continuously in diameter from the bottom of the via hole towards the peripheral edge of the via hole.
Claim 6
Independent Claim
208 words
A method of tapering sidewalls of via holes for multilevel interconnect structures, comprising: providing a substrate having a conductive layer and an overlying insulating layer, the insulating layer defining steep sidewalls of a plurality of deep and shallow via holes extending therethrough, a shallow via hole extending through a first thickness of the dielectric layer and a deep via hole extending through a second and greater thickness of the insulating layer, portions of the conductive layer being exposed within a bottom of each via hole; providing a protective layer of a uniform predetermined thickness extending over the insulating layer and over sidewalls of each via hole and over the conductive layer exposed within each via hole; and sputter etching the protective layer and the insulating layer to remove the protective layer and etch the insulating layer, whereby during sputter etching to remove the predetermined thickness of the protective layer from the conductive layer in each via hole, material of the insulating layer is removed by sputtering from the peripheral edge and from the sidewall of each via hole thereby smoothly tapering each sidewall to provide a tapered via hole increasing continuously in diameter from the bottom of the via hole towards the peripheral edge of the via hole.
Claim 7
Dependent Claim
37 words
A method according to claim 4 comprising a step of removing sputtered debris from the bottom of each tapered via hole after the sputter etching step thereby exposing the conductive layer within the or each via hole.
Claim 8
Dependent Claim
27 words
A method according to claim 5 wherein the step of removing sputtered debris from the bottom of the via holes comprises reactive ion etching of sputtered material.
Claim 9
Dependent Claim
52 words
A method according to claim 4 wherein the step of providing an insulating layer defining a steep-sided via hole therethrough comprises providing a layer of silicon dioxide by chemical vapour deposition and anisotropically etching a selected area of the insulating layer to provide a steep-sided via hole extending through the insulating layer.
Claim 10
Dependent Claim
31 words
A method according to claim 4 wherein the insulating layer comprises silicon dioxide, and the step of providing a protective layer comprises chemical vapour deposition of a layer of silicon dioxide.
Claim 11
Dependent Claim
13 words
A method according to claim 8 wherein sputter etching comprises argon sputter etching.
Claim 12
Dependent Claim
44 words
A method according to claim 8 wherein sputter etching comprises argon ion sputter etching and wherein the step of removing sputtered material from the bottom of the via hole comprises reactive ion etching by exposure to a plasma generated from a fluorine containing gas.
Claim 13
Dependent Claim
32 words
A method according to claim 10 wherein the fluorine containing gas comprises a gas selected from the group CF 4 , CHF 3 , C 2 F 6 and SF 6 .
Claim 14
Dependent Claim
25 words
A method according to claim 4 comprising cleaning sidewalls of the via holes with organic photoresist stripper before the step of providing a protective layer.
Claim 15
Dependent Claim
81 words
A method according to claim 1 comprising the step of providing an insulating layer defining steep-sided via holes comprises selectively etching a plurality of steep-sided via holes of different depths by a process of anisotropic etching, and wherein the step of sputter etching simultaneously tapers holes of different depths and provides contact holes with uniformly tapered sidewalls, and the diameter of each via hole continuously and smoothly increases from the bottom of the hole towards the peripheral edge of the hole.
Claim 16
Dependent Claim
39 words
A method according to claim 13 wherein the plurality of steep-sided via holes are provided having the same diameter, and after tapering of the via holes, the bottom diameter of the each via hole is substantially the same diameter.
References Cited (Backward Citations)
JPS56131948A
Cited
US4489481A
Cited
JPS62260332A
Cited
US4814041A
Cited
US4986877A
Cited
JPH01273333A
Cited
US4948743A
Cited
JPH0212827A
Cited
DE3914602A1
Cited
US4985374A
Cited
US4978420A
Cited
JPH03283616A
Cited
US5203957A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-12-13 | 1997-06-14 | 1997-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-12-13 | 2001-06-14 | 2001-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-12-13 | 2005-06-14 | 2005-12-14 | $7700.00 | Window Closed / Lapsed |