US5268853A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Orthogonal transformation processor for compressing information
Assignee: Ricoh Co Ltd
•
Filing: 1990-11-21
•
Granted: 1993-12-07
•
Expires: 2010-11-21
Abstract
Abstract An orthogonal transformation processor has a first one-dimensional orthogonal transformation calculator for calculating a one-dimensional orthogonal transformation; a memory device for temporarily storing an output of the first one-dimensional orthogonal transformation calculator; a second one-dimensional orthogonal transformation calculator for calculating a one-dimensional orthogonal transformation and inputting an output of the memory device thereto; and an address generator for designating an address of the memory device and replacing row and column addresses with each other in accordance with a switching operation of writing and reading operations of the memory device. Instead of this address generator, the orthogonal transformation processor may have an address generator for designating an address of the memory device and replacing row and column addresses with each other in accordance with calculating operations of the first and second one-dimensional orthogonal transformation calculators. The orthogonal transformation processor may further have a reading-writing control section for reading one data of the memory device and writing new results calculated by the first one-dimensional orthogonal transformation calculator to the same address after the data reading operation.
Inventors
- 👤 Masafumi Tanaka
- 👤 Kazuo Sakamoto
- 👤 Tatsuya Fujii
- 👤 Ryo Fukui
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 15:25
CPC Classifications
G; G06; G06F; G06F17/00; G06F17/10; G06F17/14; G06F17/147
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
115 words
An orthogonal transformation processor comprising: a first one-dimensional orthogonal transformation calculator for calculating a one-dimensional orthogonal transforation; a memory device for temporarily storing an output of the first one-dimensional orthogonal transformation calculator; a second one-dimensional orthogonal transformation calculator for receiving an output of said memory device thereto, and calculating a one-dimensional orthogonal transformation; and an address generator for designating an address of said memory device and replacing row and column addresses with each other, being synchronized with writing and reading operations of said memory device wherein said memory device is constructed by a pair of memory units and the first and second one-dimensional transformation calculators are respectively connected to said memory units through switching circuits.
Claim 2
Dependent Claim
115 words
An orthogonal transformation processor comprising: a first one-dimensional orthogonal transformation calculator for calculating a one-dimensional orthogonal transforation; a memory device for temporarily storing an output of the first one-dimensional orthogonal transformation calculator; a second one-dimensional orthogonal transformation calculator for receiving an output of said memory device thereto, and calculating a one-dimensional orthogonal transformation; and an address generator for designating an address of said memory device and replacing row and column addresses with each other, being synchronized with writing and reading operations of said memory device wherein said memory device is constructed by a pair of memory units and the first and second one-dimensional transformation calculators are respectively connected to said memory units through switching circuits.
Claim 3
Dependent Claim
51 words
An orthogonal transformation processor as claimed in claim 1, wherein said switching circuits are switched such that the second one-dimensional orthogonal transformation calculator is connected to one of said pair of memory units when the first one-dimensional orthogonal transformation calculator is connected to the other of said pair of memory units.
Claim 4
Dependent Claim
36 words
An orthogonal transformation processor as claimed in claim 1, wherein said address generator comprises switching circuits for exchanging upper bits with lower bits of the address generator for replacing row and column address with each other.
Claim 5
Dependent Claim
146 words
An orthogonal transformation processor comprising: a first one-dimensional orthogonal transformation calculator for calculating a one-dimensional orthogonal transformation; a memory device constructed by a pair of memory units for temporarily storing an output of the first one-dimensional orthogonal transformation calculator; a second one-dimensional orthogonal transformation calculator for calculating a one-dimensional orthogonal transformation and receiving an output of said memory device thereto; wherein the first and the second one-dimensional orthogonal transformation calculators are respectively connected to said memory units through switching circuits, and said switching circuits are switched such that the second one-dimensional orthogonal transformation calculator is connected to one memory unit when the first one-dimensional orthogonal transformation calculator is connected to the other memory unit; and an address generator for designating an address of said memory device and replacing row and column addresses with each other, being synchronized with writing and reading operations of said memory device.
Claim 6
Dependent Claim
146 words
An orthogonal transformation processor comprising: a first one-dimensional orthogonal transformation calculator for calculating a one-dimensional orthogonal transformation; a memory device constructed by a pair of memory units for temporarily storing an output of the first one-dimensional orthogonal transformation calculator; a second one-dimensional orthogonal transformation calculator for calculating a one-dimensional orthogonal transformation and receiving an output of said memory device thereto; wherein the first and the second one-dimensional orthogonal transformation calculators are respectively connected to said memory units through switching circuits, and said switching circuits are switched such that the second one-dimensional orthogonal transformation calculator is connected to one memory unit when the first one-dimensional orthogonal transformation calculator is connected to the other memory unit; and an address generator for designating an address of said memory device and replacing row and column addresses with each other, being synchronized with writing and reading operations of said memory device.
Claim 7
Dependent Claim
36 words
An orthogonal transformation processor as claimed in claim 4, wherein said address generator comprises switching circuits for exchanging upper bits with lower bits of the address generator for replacing row and column address with each other.
References Cited (Backward Citations)
EP0206847A1
Cited
EP0245903A1
Cited
EP0250152A2
Cited
US4829465A
Cited
EP0254628A1
Cited
US4821224A
Cited
EP0267729A2
Cited
US4760543A
Cited
US4849922A
Cited
US4791598A
Cited
US5031038A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-12-06 | 1997-06-07 | 1997-12-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-12-06 | 2001-06-07 | 2001-12-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-12-06 | 2005-06-07 | 2005-12-07 | $7700.00 | Window Closed / Lapsed |