US5262344A
Expired / Lapsed
US
⏱️ 0.0 years remaining
N-channel clamp for ESD protection in self-aligned silicided CMOS process
Assignee: Hewlett Packard Development Co LP
•
Filing: 1991-02-26
•
Granted: 1993-11-16
•
Expires: 2011-02-26
Abstract
Abstract An ESD protection device is formed in an integrated circuit by an N-channel grounded-gate transistor. This protection device has a polysilicon gate, just as other P- and N-channel transistors in the integrated circuit device, but the siliciding of the protection device is controlled so that adverse effects of ESD events are minimized. There are no silicide areas created on top of the polysilicon gate of the protection device, nor on the source/drain regions near the gate and self-aligned with the gate, as there is for other transistors made by the CMOS process. The siliciding of the protection transistor near the gate is prevented by using a deposited oxide layer as a mask, and this oxide layer is also used to create sidewall spacers for the transistor gates. The sidewall spacers are used in creating self-aligned silicided areas over the source/drain regions, self-aligned with the gates, for all P- and N-channel transistors except the protection transistors. A standard process for making CMOS integrated circuits having self-aligned silicided source/drain areas may be used, with the addition of only one non-critical masking step to block the siliciding of protection transistors.
Inventors
- 👤 Kaizad R. Mistry
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:18
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/80; H10D62/83; H10D64/00; H10D64/60; H10D64/62; H10D89/00; H10D89/60; H10D89/601; H10D89/811
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
143 words
A method of making an electrostatic protection device in the manufacture of integrated circuit devices, comprising the steps of: a) forming transistor gates at a face of a semiconductor body, including a first transistor gate for said protection device and other transistor gates for other transistors; b) depositing a conformal coating of oxide on said face; c) masking an area of said face including said first transistor gate; d) etching said face in a directional manner to leave said oxide on said area and to leave sidewall spacers adjacent said other transistor gates; said oxide in said area over said first transistor gate forming a blocking-mask; e) forming silicided areas on said face on source/drain areas self-aligned with said sidewall spacers and on said other transistor gates, while blocking formation of silicide on and self-aligned with said first transistor gate by said blocking-mask.
Claim 2
Independent Claim
143 words
A method of making an electrostatic protection device in the manufacture of integrated circuit devices, comprising the steps of: a) forming transistor gates at a face of a semiconductor body, including a first transistor gate for said protection device and other transistor gates for other transistors; b) depositing a conformal coating of oxide on said face; c) masking an area of said face including said first transistor gate; d) etching said face in a directional manner to leave said oxide on said area and to leave sidewall spacers adjacent said other transistor gates; said oxide in said area over said first transistor gate forming a blocking-mask; e) forming silicided areas on said face on source/drain areas self-aligned with said sidewall spacers and on said other transistor gates, while blocking formation of silicide on and self-aligned with said first transistor gate by said blocking-mask.
Claim 3
Dependent Claim
35 words
A method according to claim 1 including the step of introducing impurity into said face using said first transistor gate and said other transistor gates as a mask to create source/drain regions for said transistors.
Claim 4
Dependent Claim
34 words
A method according to claim 2 wherein said step of introducing impurity includes separate steps of introducing N-type and P-type impurity to thereby create both N-channel and P-channel transistors for said other transistor gates.
Claim 5
Dependent Claim
22 words
A method according to claim 1 wherein said step of masking said area includes masking source/drain areas surrounding said first transistor gate.
Claim 6
Dependent Claim
39 words
A method according to claim 1 wherein said step of forming silicided areas includes forming silicide on source/drain areas of said protection device spaced from said gate of said protection device by more than the width of said gate.
Claim 7
Independent Claim
197 words
A method of making an integrated circuit device, comprising the steps of: a) forming field oxide on a face of a silicon body, and forming a N-well in said face at a first transistor area; b) forming a first polysilicon transistor gate at said face in said first transistor area and a second polysilicon transistor gate in a second transistor area surrounded by said field oxide; said second transistor being an ESD protection device; c) introducing impurity into said face using said transistor gates as masks to create source/drain regions in both of said transistor areas; d) depositing a conformal coating of silicon oxide on said face; e) masking said second transistor area; f) etching said face in a directional manner to leave said conformal coating of oxide in a blocking area on said second gate and on said second transistor area adjacent said second gate, and to leave sidewall spacers adjacent said first transistor gate; g) forming silicided areas on said face on said source/drain areas adjacent said sidewall spacers, but said second transistor gate and source/drain regions adjacent said second transistor gate being blocked from said silicide by said conformal coating in said blocking area.
Claim 8
Independent Claim
197 words
A method of making an integrated circuit device, comprising the steps of: a) forming field oxide on a face of a silicon body, and forming a N-well in said face at a first transistor area; b) forming a first polysilicon transistor gate at said face in said first transistor area and a second polysilicon transistor gate in a second transistor area surrounded by said field oxide; said second transistor being an ESD protection device; c) introducing impurity into said face using said transistor gates as masks to create source/drain regions in both of said transistor areas; d) depositing a conformal coating of silicon oxide on said face; e) masking said second transistor area; f) etching said face in a directional manner to leave said conformal coating of oxide in a blocking area on said second gate and on said second transistor area adjacent said second gate, and to leave sidewall spacers adjacent said first transistor gate; g) forming silicided areas on said face on said source/drain areas adjacent said sidewall spacers, but said second transistor gate and source/drain regions adjacent said second transistor gate being blocked from said silicide by said conformal coating in said blocking area.
Claim 9
Dependent Claim
45 words
A method according to claim 6 wherein said step of introducing impurity includes a step of introducing a P-type impurity to create a P-channel transistor in said N-well in said transistor area, and a separate step of introducing N-type impurity at said second transistor area.
Claim 10
Dependent Claim
26 words
A method according to claim 7 wherein said step of introducing N-type impurity also creates source/drain regions for an N-channel transistor at a third transistor area.
Claim 11
Dependent Claim
34 words
A method according to claim 6 including the step of forming impurity-doped well regions beneath silicided areas of said source/drain regions of said second transistor area spaced away from one another to prevent interaction.
Claim 12
Dependent Claim
29 words
A method according to claim 6 including the step of forming metal-to-semiconductor contacts on contact areas of said silicided areas and on said source/drain regions of said second transistor.
References Cited (Backward Citations)
JPS61137358A
Cited
JPS6370553A
Cited
US4825280A
Cited
US4753898A
Cited
US4855620A
Cited
US4907048A
Cited
US4874713A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-15 | 1997-05-17 | 1997-11-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-15 | 2001-05-17 | 2001-11-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-15 | 2005-05-17 | 2005-11-16 | $7700.00 | Window Closed / Lapsed |