US5252844A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device having a redundant circuit and method of manufacturing thereof
Assignee: Mitsubishi Electric Corp
•
Filing: 1992-04-06
•
Granted: 1993-10-12
•
Expires: 2012-04-06
Abstract
Abstract A circuit test of a semiconductor device having a redundant circuit for repairing defective circuit is carried with the fuse portion (21) of the redundant circuit and the bonding pad portion (26) exposed and the wiring layers (23) formed on the semiconductor substrate protected with a first protective layer (32). By this step, metal shavings (29) scraped from the surface of the bonding pad by a tester electrode terminal during the circuit test can be prevented from being directly in contact with the interconnection layers, whereby generation of short circuit can be prevented. Thereafter, the surfaces of the bonding pad portion and the fuse portion are covered with a second protective layer (33) and a third protective layer (25) (polyimide). The surface of the bonding pad portion is exposed by etching. By forming the polyimide film on the bonding pad with the second protective layer interposed therebetween, the alkali solution for etching the polyimide film can be prevented from making rough the surface of the bonding pad.
Inventors
- 👤 Hiroshi Takagi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 11:51
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/067; H10W20/064; H10W72/00; H10W72/01; H10W72/019
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
226 words
A semiconductor device including a redundant circuit, comprising: a semiconductor substrate (13); a first insulating layer (19) formed on said substrate; a second insulating layer (22) formed over said substrate; a wiring layer (23) formed on said second insulating layer; a first protective layer (32) formed on said second insulating layer and overlying said wiring layer; a second protective layer (33) formed on said first protective layer; a transistor including a gate electrode and a plurality of source/drain regions in a surface of the substrate; a capacitor structure including an upper electrode separated by a thin insulating film from one source/drain region; said first insulating layer separating said upper electrode from said gate electrode; an internal wiring layer (20) formed on said first insulating layer and contacting a second source/drain region; said first insulating layer separating said internal wiring layer from said gate electrode; a test pad (26) formed on said second insulating layer, said first and second protective layers having respective offset openings therethrough for exposing said test pad; said first and second protective layers having a stepped offset configuration over said test pad and preventing said second protective layer from contacting said test pad; and a fuse element (21) formed on said first insulating layer (19), said second protective layer extending through an opening formed in said first protective layer above said fuse element.
Claim 2
Dependent Claim
226 words
A semiconductor device including a redundant circuit, comprising: a semiconductor substrate (13); a first insulating layer (19) formed on said substrate; a second insulating layer (22) formed over said substrate; a wiring layer (23) formed on said second insulating layer; a first protective layer (32) formed on said second insulating layer and overlying said wiring layer; a second protective layer (33) formed on said first protective layer; a transistor including a gate electrode and a plurality of source/drain regions in a surface of the substrate; a capacitor structure including an upper electrode separated by a thin insulating film from one source/drain region; said first insulating layer separating said upper electrode from said gate electrode; an internal wiring layer (20) formed on said first insulating layer and contacting a second source/drain region; said first insulating layer separating said internal wiring layer from said gate electrode; a test pad (26) formed on said second insulating layer, said first and second protective layers having respective offset openings therethrough for exposing said test pad; said first and second protective layers having a stepped offset configuration over said test pad and preventing said second protective layer from contacting said test pad; and a fuse element (21) formed on said first insulating layer (19), said second protective layer extending through an opening formed in said first protective layer above said fuse element.
Claim 3
Dependent Claim
21 words
A semiconductor device according to claim 1, further comprising a third protective layer (25) formed on said second protective layer (33).
Claim 4
Dependent Claim
214 words
A semiconductor device including a redundant circuit, comprising: a semiconductor substrate (13); a transistor including a source/drain region in a major surface of said substrate and a gate electrode over a channel adjacent the source/drain region; a first insulating layer (19) formed on said substrate; a second insulating layer (22) formed on said first insulating layer; an internal wiring layer (20) formed on said first insulating layer and contacting said source/drain region; said first insulating layer separating said internal wiring layer from said gate electrode; a second wiring layer (23) formed on said second insulating layer; a first protective layer (32) formed on said second insulating layer and overlying said second wiring layer; a second protective layer (33) formed on said first protective layer; a test pad (26) formed on said second insulating layer, said test pad connected to said second wiring layer, said first and second protective layers having respective offset openings therethrough for exposing said test pad; said first and second protective layers having a stepped offset configuration over said test pad and preventing said second protective layer from contacting said test pad; and a fuse element (21) formed on said first insulating layer, said second protective layer extending through an opening formed in said first protective layer above said fuse element.
Claim 5
Dependent Claim
214 words
A semiconductor device including a redundant circuit, comprising: a semiconductor substrate (13); a transistor including a source/drain region in a major surface of said substrate and a gate electrode over a channel adjacent the source/drain region; a first insulating layer (19) formed on said substrate; a second insulating layer (22) formed on said first insulating layer; an internal wiring layer (20) formed on said first insulating layer and contacting said source/drain region; said first insulating layer separating said internal wiring layer from said gate electrode; a second wiring layer (23) formed on said second insulating layer; a first protective layer (32) formed on said second insulating layer and overlying said second wiring layer; a second protective layer (33) formed on said first protective layer; a test pad (26) formed on said second insulating layer, said test pad connected to said second wiring layer, said first and second protective layers having respective offset openings therethrough for exposing said test pad; said first and second protective layers having a stepped offset configuration over said test pad and preventing said second protective layer from contacting said test pad; and a fuse element (21) formed on said first insulating layer, said second protective layer extending through an opening formed in said first protective layer above said fuse element.
Claim 6
Dependent Claim
195 words
A semiconductor device including a redundant circuit, comprising: a semiconductor substrate (13); a first insulating layer (19) formed on said substrate; a transistor including a gate electrode and a source/drain region in a surface of the substrate; a capacitor structure including an upper electrode separated by a thin insulating film from said source/drain region; said first insulating layer separating said upper electrode from said gate electrode; a second insulating layer (22) formed on said first insulating layer; a wiring layer (23) formed on said second insulating layer; a first protective layer (32) formed on said second insulating layer and overlying said wiring layer; a second protective layer (33) formed on said first protective layer; a test pad (26) formed on said second insulating layer, said first and second protective layers having respective offset openings therethrough for exposing said test pad; said first and second protective layers having a stepped offset configuration over said test pad and preventing said second protective layer from contacting said test pad; and a fuse element (21) formed on said first insulating layer, said second protective layer extending through an opening formed in said first protective layer above said fuse element.
Claim 7
Dependent Claim
195 words
A semiconductor device including a redundant circuit, comprising: a semiconductor substrate (13); a first insulating layer (19) formed on said substrate; a transistor including a gate electrode and a source/drain region in a surface of the substrate; a capacitor structure including an upper electrode separated by a thin insulating film from said source/drain region; said first insulating layer separating said upper electrode from said gate electrode; a second insulating layer (22) formed on said first insulating layer; a wiring layer (23) formed on said second insulating layer; a first protective layer (32) formed on said second insulating layer and overlying said wiring layer; a second protective layer (33) formed on said first protective layer; a test pad (26) formed on said second insulating layer, said first and second protective layers having respective offset openings therethrough for exposing said test pad; said first and second protective layers having a stepped offset configuration over said test pad and preventing said second protective layer from contacting said test pad; and a fuse element (21) formed on said first insulating layer, said second protective layer extending through an opening formed in said first protective layer above said fuse element.
Claim 8
Dependent Claim
40 words
A semiconductor device according to claim 1, wherein said second insulating layer (22) covers an entire surface of said fuse element opposite to said major surface of said substrate thereby separating said first protective layer (32) from said fuse element.
Claim 9
Dependent Claim
37 words
A semiconductor device according to claim 1, wherein said opening in said first protective layer (32) is disposed above an entire surface of said fuse element, thereby preventing said first protective layer from contacting said fuse element.
Claim 10
Dependent Claim
38 words
A semiconductor device according to claim 6, wherein said first protective layer contacts said test pad and said opening therein above the entire surface of said fuse element prevents said first protective layer from contacting said fuse element.
Claim 11
Dependent Claim
81 words
A semiconductor device according to claim 3, wherein said second insulating layer (22) covers an entire surface of said fuse element opposite to said major surface of said substrate thereby separating said first protective layer (32) from said fuse element, wherein said first protective layer (32) contacts said test pad, and wherein said opening in said first protective layer (32) is disposed above an entire surface of said fuse element, thereby preventing said first protective layer from contacting said fuse element.
Claim 12
Dependent Claim
81 words
A semiconductor device according to claim 4, wherein said second insulating layer (22) covers an entire surface of said fuse element opposite to said major surface of said substrate thereby separating said first protective layer (32) from said fuse element, wherein said first protective layer (32) contacts said test pad, and wherein said opening in said first protective layer (32) is disposed above an entire surface of said fuse element, thereby preventing said first protective layer from contacting said fuse element.
References Cited (Backward Citations)
JPS55150259A
Cited
US4413272A
Cited
US4990993A
Cited
EP0122631A2
Cited
US4618878A
Cited
US4628590A
Cited
EP0162145A1
Cited
US4795720A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-10-11 | 1997-04-12 | 1997-10-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-10-11 | 2001-04-12 | 2001-10-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-10-11 | 2005-04-12 | 2005-10-12 | $7700.00 | Window Closed / Lapsed |