US5247628A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Parallel processor instruction dispatch apparatus with interrupt handler
Assignee: International Business Machines Corp
•
Filing: 1990-01-17
•
Granted: 1993-09-21
•
Expires: 2010-01-17
Abstract
Abstract A data processing system for executing a sequence of instructions. The data processing system includes several processors each for executing instructions. Also included is a dispatching apparatus for dispatching each of the instructions to one of the processors. Control circuitry is included for directing the concurrent execution of the dispatched instructions in the processors irrespective of the location of the instructions in the sequence. The control circuitry includes the capability to receive an instruction interrupt signal. The control circuitry then determines which instruction generated the instruction interrupt. Upon this determination, the control circuitry resets the processors and the dispatching apparatus to the state that existed when the instruction that generated the instruction interrupt was earlier executed in order to re-execute the instruction that caused the interrupt signal in accordance with its location in the instruction sequence.
Inventors
- 👤 Gregory F. Grohoski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 08:56
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3861; G06F9/3863; G06F9/3885
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
132 words
A data processing system for executing a sequence of instructions, said data processing system comprising: a plurality of processors, each for executing instructions of the sequence of instructions; means for dispatching each instruction of the sequence of instructions to less than all of the processors; and control means for directing a concurrent execution of said dispatched instructions in said plurality of processors irrespective of locations of the instructions in the sequence, said control means including means for receiving an instruction interrupt signal, and means for resetting, in response to said instruction interrupt signal, said plurality of processors and said dispatching means to a previous state existing before initiation of execution of the instruction that caused the instruction interrupt signal in order to completely re-execute the instruction that caused the instruction interrupt signal.
Claim 2
Dependent Claim
132 words
A data processing system for executing a sequence of instructions, said data processing system comprising: a plurality of processors, each for executing instructions of the sequence of instructions; means for dispatching each instruction of the sequence of instructions to less than all of the processors; and control means for directing a concurrent execution of said dispatched instructions in said plurality of processors irrespective of locations of the instructions in the sequence, said control means including means for receiving an instruction interrupt signal, and means for resetting, in response to said instruction interrupt signal, said plurality of processors and said dispatching means to a previous state existing before initiation of execution of the instruction that caused the instruction interrupt signal in order to completely re-execute the instruction that caused the instruction interrupt signal.
Claim 3
Dependent Claim
23 words
A data processing system according to claim 1 wherein said control means includes means for determining which instruction generated the instruction interrupt signal.
Claim 4
Dependent Claim
37 words
A data processing system for according to claim 2 wherein at least one of said processors includes at least one register and said control means includes means for recording the contents of said at least one register.
Claim 5
Dependent Claim
23 words
A data processing system according to claim 3 wherein said control means includes means for recording the instructions dispatched by said dispatching means.
Claim 6
Dependent Claim
29 words
A data processing system according to claim 4 wherein said means for recording the dispatched instructions includes means for indicating any changes to the at least one processor register.
Claim 7
Dependent Claim
41 words
A data processing system according to claim 5 wherein said means for recording the dispatched instructions includes means for recording a base address and an offset from the base address for each instruction that is capable of generating an instruction interrupt.
Claim 8
Dependent Claim
36 words
A data processing system according to claim 6 wherein said means for recording the dispatched instructions includes means for combining the base address with the offset to provide an address of an instruction causing an interrupt.
Claim 9
Dependent Claim
26 words
A data processing system according to claim 7 wherein said control means further includes a means for assigning an instruction record to a processor register record.
Claim 10
Dependent Claim
42 words
A data processing system according to claim 8 wherein said control means further includes means to restore the at least one processor register with the processor register record when the instruction assigned to the processor record register has generated an instruction interrupt.
Claim 11
Independent Claim
152 words
A method for executing a sequence of instructions in a data processing system having a plurality of processors, each for executing instructions and a circuit for dispatching instructions to the processors, and further including a control circuit for directing the concurrent execution of the dispatched instructions in the processors, the method including the steps of: dispatching each instruction of said sequence of instructions by said dispatching circuit to less than all of said processors; concurrently executing said dispatched instructions in said processors; receiving an instruction interrupt signal; resetting the plurality of processors and the dispatching circuit, under control of said control circuit in response to said instruction interrupt signal, to a previous state existing before the initiation of execution of the instruction that caused the instruction interrupt signal in order to completely reexecute the instruction that caused the instruction interrupt signal; and completely reexecuting the instruction that caused the instruction interrupt signal.
Claim 12
Independent Claim
152 words
A method for executing a sequence of instructions in a data processing system having a plurality of processors, each for executing instructions and a circuit for dispatching instructions to the processors, and further including a control circuit for directing the concurrent execution of the dispatched instructions in the processors, the method including the steps of: dispatching each instruction of said sequence of instructions by said dispatching circuit to less than all of said processors; concurrently executing said dispatched instructions in said processors; receiving an instruction interrupt signal; resetting the plurality of processors and the dispatching circuit, under control of said control circuit in response to said instruction interrupt signal, to a previous state existing before the initiation of execution of the instruction that caused the instruction interrupt signal in order to completely reexecute the instruction that caused the instruction interrupt signal; and completely reexecuting the instruction that caused the instruction interrupt signal.
References Cited (Backward Citations)
US3736566A
Cited
US4110822A
Cited
US4205370A
Cited
US4044337A
Cited
US4200927A
Cited
US4471433A
Cited
US4507732A
Cited
US4532589A
Cited
US4477872A
Cited
US4594661A
Cited
US4541047A
Cited
US4626989A
Cited
US4524415A
Cited
US4809159A
Cited
US4594655A
Cited
US4644465A
Cited
US4791555A
Cited
US4797816A
Cited
US4782441A
Cited
US4745547A
Cited
US4751639A
Cited
US4777587A
Cited
US4709324A
Cited
US4763294A
Cited
US4805095A
Cited
US4740969A
Cited
US4814978A
Cited
US4811211A
Cited
US4811215A
Cited
US4893234A
Cited
US4956800A
Cited
US4965882A
Cited
US4875160A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-09-20 | 1997-03-22 | 1997-09-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-09-20 | 2001-03-22 | 2001-09-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-09-20 | 2005-03-22 | 2005-09-21 | $7700.00 | Window Closed / Lapsed |