Patent US5227790A successfully refreshed from Google Patents.
US5227790A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Cascaded drive units having low power consumption
Assignee: Lapis Semiconductor Co Ltd
•
Filing: 1992-01-24
•
Granted: 1993-07-13
•
Expires: 2012-01-24
Abstract
Abstract A drive device with a data latch circuit which is formed of a plurality of latches, which successively latch serial drive data and output them in parallel, and a shift register having a plurality of first flip-flops which provide, responsive to clock pulses, latch signals for causing the latch to latch the serial data in succession. In one aspect of the invention, the shift register also outputs an end signal when output of the latch signals is completed, and a gate circuit which blocks input of the serial data to the data latch circuit responsive to the end signal. In another aspect of the invention, the shift register has a second flip-flop which produces an output signal after output of the latch signals to said plurality of latches is completed, and a logic gate circuit receiving a latch complete signal that is output from one of the first flip-flops upon completion of the output of the latch signals, and the output signal from the second flip-flop, and outputs a signal of the predetermined level for a predetermined period. A blocking circuit blocks the serial data or the clock pulse responsive to an end signal output from the second flip-flop.
Inventors
- 👤 Yasuhiro Shin
- 👤 Hidetaka Kodama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 17:31
CPC Classifications
G; G09; G09G; G09G3/00; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/106; G09G3/20; G09G3/34; G09G3/36; G09G3/3611; G09G3/3674; G09G3/3685; G11C7/1015; G11C7/1018; G09G2330/00; G09G2330/02; G09G2330/021
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
126 words
A drive system having a plurality of driver circuits, each of the driver circuits comprising: a data input terminal at which the drive data is serially input; a data latch circuit formed of a plurality of latch circuits which successively latch the drive data and output said drive data in parallel; a counter circuit which provides, responsive to clock pulses, latch signals for bringing the latch circuits into a state in which they are capable of latching in succession, and which outputs an end signal when the output of the latch signals is completed; and a gate circuit inserted between the data input terminal and the data latch circuit, said gate circuit being responsive to the end signal to block output of the drive data therefrom.
Claim 2
Dependent Claim
126 words
A drive system having a plurality of driver circuits, each of the driver circuits comprising: a data input terminal at which the drive data is serially input; a data latch circuit formed of a plurality of latch circuits which successively latch the drive data and output said drive data in parallel; a counter circuit which provides, responsive to clock pulses, latch signals for bringing the latch circuits into a state in which they are capable of latching in succession, and which outputs an end signal when the output of the latch signals is completed; and a gate circuit inserted between the data input terminal and the data latch circuit, said gate circuit being responsive to the end signal to block output of the drive data therefrom.
Claim 3
Dependent Claim
54 words
The drive system of claim 1, further comprising a clock pulse input terminal at which the clock pulses are input, and a second gate circuit inserted between the clock pulse input terminal and the counter circuit, said second gate circuit being responsive to the end signal to block output of the clock pulses therefrom.
Claim 4
Dependent Claim
76 words
The drive system of claim 2, further comprising: an enable signal input terminal provided for input of an enable signal, said second gate circuit outputting the clock pulses in response to the enable signal; an enable signal output terminal provided for outputting the enable signal; and an enable signal output circuit responsive to a predetermined one of the latch signals output from the counter circuit to output the enable signal to the enable signal output terminal.
Claim 5
Dependent Claim
153 words
A drive system comprising first and second cascaded drive units, each of the drive units comprising: a data input terminal at which drive data is serially input; a data latch circuit formed of a plurality of latch circuits which successively latch the drive data and output said drive data in parallel; a counter circuit which provides, responsive to clock pulses, latch signals for bringing the latch circuits into a state in which they are capable of latching, responsive to the clock pulses, each of said drive units being provided with an enable signal input terminal for input of an input enable signal; a judgement circuit responsive to the input enable signal to output an operation signal; and a gate circuit inserted between the data input terminal and the data latch circuit, said gate circuit being responsive to the operation signal output from the judgement circuit to block output of the drive data therefrom.
Claim 6
Dependent Claim
153 words
A drive system comprising first and second cascaded drive units, each of the drive units comprising: a data input terminal at which drive data is serially input; a data latch circuit formed of a plurality of latch circuits which successively latch the drive data and output said drive data in parallel; a counter circuit which provides, responsive to clock pulses, latch signals for bringing the latch circuits into a state in which they are capable of latching, responsive to the clock pulses, each of said drive units being provided with an enable signal input terminal for input of an input enable signal; a judgement circuit responsive to the input enable signal to output an operation signal; and a gate circuit inserted between the data input terminal and the data latch circuit, said gate circuit being responsive to the operation signal output from the judgement circuit to block output of the drive data therefrom.
Claim 7
Dependent Claim
67 words
The drive system of claim 4, wherein the first drive unit further comprises: an enable signal output terminal provided for outputting an output enable signal to the enable signal input terminal of the second drive unit; and an enable signal output circuit responsive to a predetermined one of latch signals output from the counter circuit to output the output enable signal to the enable signal output terminal.
Claim 8
Dependent Claim
214 words
A drive device comprising: a data input terminal at which drive data is serially input; a data latch circuit formed of a plurality of latch circuits which successively latch the drive data and output said drive data in parallel; a counter circuit having a plurality of first flip-flops which provide, responsive to clock pulses, latch signal for bringing the latch circuits into a state in which they are capable of latching in succession; a second flip-flop which produces an output signal after the output of the latch signals to said plurality of latch circuits is completed and an end signal; and a gate circuit receiving (a) a latch complete signal of a predetermined level that is output from a predetermined one of the first flip-flops when the output of the latch signals to said plurality of latch circuits is completed, and (b) the output signal from said second flip-flop, said gate circuit performing a logical operation on said latch complete and output signals, said gate circuit supplying a signal of said predetermined level for a predetermined period based on the latch complete signal and the output signal of said second flip-flop; and a blocking circuit responsive to the end signal to prohibit input of a predetermined input signal from outside of the drive device.
Claim 9
Dependent Claim
214 words
A drive device comprising: a data input terminal at which drive data is serially input; a data latch circuit formed of a plurality of latch circuits which successively latch the drive data and output said drive data in parallel; a counter circuit having a plurality of first flip-flops which provide, responsive to clock pulses, latch signal for bringing the latch circuits into a state in which they are capable of latching in succession; a second flip-flop which produces an output signal after the output of the latch signals to said plurality of latch circuits is completed and an end signal; and a gate circuit receiving (a) a latch complete signal of a predetermined level that is output from a predetermined one of the first flip-flops when the output of the latch signals to said plurality of latch circuits is completed, and (b) the output signal from said second flip-flop, said gate circuit performing a logical operation on said latch complete and output signals, said gate circuit supplying a signal of said predetermined level for a predetermined period based on the latch complete signal and the output signal of said second flip-flop; and a blocking circuit responsive to the end signal to prohibit input of a predetermined input signal from outside of the drive device.
Claim 10
Dependent Claim
34 words
The drive device of claim 6, wherein said predetermined input signal from outside the drive device comprises said clock pulses, and said blocking circuit blocks input of said clock pulses to the counter circuit.
Claim 11
Dependent Claim
35 words
The drive device of claim 6, wherein said predetermined input signal from outside the drive device comprises said drive data, and said blocking circuit blocks input of said drive data to the data latch circuit.
Claim 12
Dependent Claim
50 words
The drive device of claim 8, wherein said predetermined input signal input from outside the drive device comprises said clock pulse and said drive data, and said blocking circuit blocks input of said clock pulses to the counter circuit, and input of said drive data to said data latch circuit.
References Cited (Backward Citations)
US4225847A
Cited
US4393301A
Cited
US4500880A
Cited
US4538145A
Cited
GB2135099A
Cited
GB2188183A
Cited
EP0244978A2
Cited
US4783307A
Cited
US4967192A
Cited
US5017914A
Cited
US5021775A
Cited
US5079726A
Cited
EP0432798A2
Cited
JPH03233492A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-12 | 1997-01-11 | 1997-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-12 | 2001-01-11 | 2001-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-12 | 2005-01-11 | 2005-07-13 | $7700.00 | Window Closed / Lapsed |