US4225847A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Display circuit
Assignee: Toshiba Corp
•
Filing: 1979-03-09
•
Granted: 1980-09-30
•
Expires: 1999-03-09
Abstract
Abstract Disclosed is a data display circuit which comprises a shift register circuit including six cascade-connected shift registers shifting serial data to produce parallel data, a decoder circuit including three decoders receiving the parallel data from the shift register circuit and producing output data corresponding to such input data, a latch circuit coupled to the decoder circuit, a control circuit coupled to the decoder circuit and the latch circuit and supplying these decoder and latch circuits with control pulses so that output data from the decoder circuit may be held temporarily in the latch circuit, and a display device for displaying output data from the latch circuit. In this data display circuit, the three decoders have input terminals coupled respectively with the output terminals of different groups of four cascade-connected shift registers of the shift register circuit, and the control circuit energizes the three decoders at different times, thereby applying substantially the same data from the shift registers to the decoders.
Inventors
- 👤 Eiji Masuda
- 👤 Teruaki Tanaka
- 👤 Tetsuo Yamaguchi
- 👤 Hiroaki Suzuki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 17:36
CPC Classifications
G; G09; G09G; G09G3/00; G09G3/04; G04; G04G; G04G9/00; G04G9/08; G04G9/082
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
107 words
A data display circuit comprising a decoding means including a plurality of decoders which receive parallel data with predetermined delay time and decode the individual input parallel data, a plurality of common lines connecting in common the corresponding output terminals of said plurality of decoders, latch means including a plurality of latches with input terminals severally coupled to said common lines, control means for supplying said plurality of decoders with respective control signals with said predetermined delay time and transferring the output data from said individual decoders to said latch means through said common lines, and display means for displaying the stored contents of said latch means.
Claim 2
Dependent Claim
107 words
A data display circuit comprising a decoding means including a plurality of decoders which receive parallel data with predetermined delay time and decode the individual input parallel data, a plurality of common lines connecting in common the corresponding output terminals of said plurality of decoders, latch means including a plurality of latches with input terminals severally coupled to said common lines, control means for supplying said plurality of decoders with respective control signals with said predetermined delay time and transferring the output data from said individual decoders to said latch means through said common lines, and display means for displaying the stored contents of said latch means.
Claim 3
Dependent Claim
37 words
A data display circuit according to claim 1, wherein said control means supplies said plurality of latches with timing pulses produced at different times in synchronism with selected one of said control signals, thereby energizing said latches.
Claim 4
Dependent Claim
39 words
A data display circuit according to claim 1 or 2 further comprising a shift register circuit including a plurality of cascade-connected shift registers for converting serial data into parallel data and supplying parallel output data to said decoding means.
Claim 5
Dependent Claim
86 words
A data display circuit according to claim 3, wherein said shift register circuit includes (N+1) shift registers, and said decoding means including a first decoder having input terminals coupled with the output terminals of first- to Nth-stage shift registers of said shift register circuit and output terminals coupled severally to said common lines, and a second decoder having input terminals coupled with the output terminals of second- to (N+1) th-stage shift registers of said shift register circuit and output terminals coupled severally to said common lines.
Claim 6
Dependent Claim
66 words
A data display circuit according to claim 4, wherein said latch means has a plurality of groups each including a plurality of latches each of which has an input terminal connected to a different one of said common lines, and said control means produces timing pulses at different times in synchronism with selected one of said control signals to energize said plurality of latches in groups.
Claim 7
Dependent Claim
66 words
A data display circuit according to claim 3, wherein said latch means has a plurality of groups each including a plurality of latches each of which has an input terminal connected to a different one of said common lines, and said control means produces timing pulses at different times in synchronism with selected one of said control signals to energize said plurality of latches in groups.
Claim 8
Dependent Claim
80 words
A data display circuit according to claim 3, wherein said decoding means includes a first decoder having input terminals coupled with the output terminals of a first group of cascade-connected shift registers of said shift register circuit and output terminals coupled severally to said common lines, and a second decoder having input terminals coupled with the output terminals of a different group of cascade-connected shift registers of said shift register circuit and output terminals coupled severally to said common lines.
Claim 9
Dependent Claim
66 words
A data display circuit according to claim 7, wherein said latch means includes a plurality of groups each including a plurality of latches each of which has an input terminal connected to a different one of said common lines, and said control means produces timing pulses at different times in synchronism with selected one of said control signals to energize said plurality of latches in groups.
References Cited (Backward Citations)
US3986333A
Cited
US3973254A
Cited
US3810356A
Cited
US4005404A
Cited
US3953964A
Cited
US4074515A
Cited
US4085575A
Cited
US4095413A
Cited
US4125993A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-09-30 | 1984-03-31 | 1984-09-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-09-30 | 1988-03-31 | 1988-09-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-09-30 | 1992-03-31 | 1992-09-30 | $7700.00 | Window Closed / Lapsed |