Patent US1425700A successfully refreshed from Google Patents.
Patent US5225372A successfully refreshed from Google Patents.
US5225372A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a semiconductor device having an improved metallization structure
Assignee: Motorola Solutions Inc
•
Filing: 1990-12-24
•
Granted: 1993-07-06
•
Expires: 2010-12-24
Abstract
Abstract An improved semiconductor device interconnect comprising a conductive layer (30) with an underlying diffusion barrier metal (26) is attached to a doped glass layer (20) by an intermediate metal adhesion layer (22). The metal adhesion layer (22) is deposited onto the doped glass layer (30) prior to the formation of contact openings (24) in the doped glass layer (30) and the subsequent formation of the interconnect metallization. In one embodiment, a titanium diffusion barrier (26) is deposited onto a doped glass layer (30) having an aluminum metal adhesion layer (22) thereon and contact openings (24) therethrough. The titanium is annealed to form a silicide (28) in a substrate region (14) exposed by the contact opening (24) and an aluminum interconnect (32) is formed contacting the silicide region (28).
Inventors
- 👤 Sunil W. Savkar
- 👤 Edward O. Travis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 21:32
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/40; H10P14/412; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/066
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
151 words
A method for fabricating a semiconductor device comprising: providing a silicon substrate having a surface; forming an active region at the surface; forming a doped glass layer overlying the active region; depositing a layer of aluminum onto the doped glass layer; etching the aluminum layer and the underlying doped glass layer to form a contact opening therein exposing a portion of the active region while leaving unetched portions of the aluminum layer overlying the doped glass layer; forming a titanium barrier metal layer overlying the exposed portion of the active region and the unetched portions of the aluminum layer; annealing the titanium layer to form a silicide region in the exposed portion, and to selectively form a titanium aluminide adhesion layer intermediate to the titanium layer and the doped glass layer; and forming a metal interconnect layer overlying the titanium barrier metal layer and making electrical contact to the silicide region.
Claim 2
Independent Claim
151 words
A method for fabricating a semiconductor device comprising: providing a silicon substrate having a surface; forming an active region at the surface; forming a doped glass layer overlying the active region; depositing a layer of aluminum onto the doped glass layer; etching the aluminum layer and the underlying doped glass layer to form a contact opening therein exposing a portion of the active region while leaving unetched portions of the aluminum layer overlying the doped glass layer; forming a titanium barrier metal layer overlying the exposed portion of the active region and the unetched portions of the aluminum layer; annealing the titanium layer to form a silicide region in the exposed portion, and to selectively form a titanium aluminide adhesion layer intermediate to the titanium layer and the doped glass layer; and forming a metal interconnect layer overlying the titanium barrier metal layer and making electrical contact to the silicide region.
Claim 3
Dependent Claim
30 words
The method of claim 1 wherein the step of forming a doped glass layer comprises depositing a silicon oxide layer doped with one of phosphorus, boron or a combination thereof.
Claim 4
Dependent Claim
45 words
The method of claim 1 wherein forming a metal interconnect comprises: depositing an Al interconnect layer onto the titanium barrier metal; forming a photoresist pattern overlying the Al interconnect layer; and sequentially etching the Al interconnect layer, the titanium barrier metal and the aluminum layer.
References Cited (Backward Citations)
US4091529A
Cited
US4152824A
Cited
US4184909A
Cited
JPS55138257A
Cited
JPS55138260A
Cited
US4355456A
Cited
JPS57208161A
Cited
US4684547A
Cited
EP0267730A2
Cited
US4884123A
Cited
US4882293A
Cited
EP0309274A1
Cited
US4822753A
Cited
US4829024A
Cited
US5008216A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-05 | 1997-01-04 | 1997-07-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-05 | 2001-01-04 | 2001-07-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-05 | 2005-01-04 | 2005-07-06 | $7700.00 | Window Closed / Lapsed |