Patent US432561A successfully refreshed from Google Patents.
Patent US5197144A successfully refreshed from Google Patents.
US5197144A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processor for reloading deferred pushes in a copy-back data cache
Assignee: Motorola Solutions Inc
•
Filing: 1990-02-26
•
Granted: 1993-03-23
•
Expires: 2010-02-26
Abstract
Abstract A data processor is provided for reloading deferred pushes in copy-back cache. When a cache "miss" occurs, a cache controller selects a cache line for replacement, and request a burst line read to transfer the required cache line from an external memory. When the date entries in the cache line selected for replacement are marked dirty, the cache controller "pushes" the cache line or dirty portions thereof into a buffer, which stores the cache line pending completion, by a bus interface controller, or the burst line read. When the burst line read terminates abnormally, due to a bus error or bus cache inhibit (or any other reason), the data cache controller reloads the copy-back cache with the cache line stored in the buffer. The reloading of the copy-back cache avoids the potential for multiple concurrent exception conditions, and eliminates the problem of unnecessarily removing an otherwise valid cache entry from the cache.
Inventors
- 👤 Robin W. Edenfield
- 👤 William B. Ledbetter, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 10:12
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0804; G06F2212/00; G06F2212/10; G06F2212/1032
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
283 words
In a data processor having an execution unit for generating requests for a plurality of addressable data entries and a bus interface controller, coupled to a main memory, via a system bus, said bus interface controller retrieving said plurality of addressable data entries from said main memory and loading said plurality of addressable data entries into a copy-back cache memory, in response to a request for a line read transfer generated by a cache controller, and transferring a dirty addressable data entry, selected for replacement by said cache controller, from a first cache memory temporary holding register to said main memory, a method for reloading said cache memory with said dirty addressable data entry, upon an occurrence of an abnormal termination of said line read transfer, comprising the steps of: providing, via said cache controller, said request for said line read transfer, and simultaneously transferring a first read address provided by said execution unit, to said bus interface controller, at such a time as said dirty addressable data entry is invalidated in said cache memory by said cache controller, and written from said cache memory into said holding register, said first read address corresponding to a first addressable data entry requested by said execution unit; commencing transfer of said first addressable data entry, corresponding to said first read address, from said main memory to said bus interface controller, via said system bus; and reloading said dirty addressable data entry from said first holding register into said cache memory, if said bus interface controller indicates said abnormal termination of said line read transfer of said first addressable data entry, and revalidating, via said cache controller, said dirty addressable data entry in said cache memory.
Claim 2
Dependent Claim
283 words
In a data processor having an execution unit for generating requests for a plurality of addressable data entries and a bus interface controller, coupled to a main memory, via a system bus, said bus interface controller retrieving said plurality of addressable data entries from said main memory and loading said plurality of addressable data entries into a copy-back cache memory, in response to a request for a line read transfer generated by a cache controller, and transferring a dirty addressable data entry, selected for replacement by said cache controller, from a first cache memory temporary holding register to said main memory, a method for reloading said cache memory with said dirty addressable data entry, upon an occurrence of an abnormal termination of said line read transfer, comprising the steps of: providing, via said cache controller, said request for said line read transfer, and simultaneously transferring a first read address provided by said execution unit, to said bus interface controller, at such a time as said dirty addressable data entry is invalidated in said cache memory by said cache controller, and written from said cache memory into said holding register, said first read address corresponding to a first addressable data entry requested by said execution unit; commencing transfer of said first addressable data entry, corresponding to said first read address, from said main memory to said bus interface controller, via said system bus; and reloading said dirty addressable data entry from said first holding register into said cache memory, if said bus interface controller indicates said abnormal termination of said line read transfer of said first addressable data entry, and revalidating, via said cache controller, said dirty addressable data entry in said cache memory.
Claim 3
Dependent Claim
146 words
A method as in claim 1, if the bus interface controller normally terminates said line read transfer of said first addressable data entry, further comprising the steps of: transferring, via said cache controller, a request for a line write transfer to said bus interface controller, after said dirty addressable data entry is written into said first holding register, thereby requesting a bus transfer of said dirty addressable data entry stored in said holding register; loading said first addressable data entry from said bus interface controller into a second cache memory temporary holding register, and asserting, via said bus interface controller, a first status signal to thereby inform said cache controller of a normal termination of said line read transfer of said first addressable data entry; and transferring, via said bus interface controller, said dirty addressable data entry from said first holding register to said main memory.
Claim 4
Dependent Claim
52 words
A method as in claim 2, if the bus interface controller indicates an abnormal termination of said line read transfer, further comprising the step of transferring a second status signal from said bus interface controller to said cache controller, thereby indicating the occurrence of said abnormal termination of said line read transfer.
Claim 5
Dependent Claim
46 words
A method as in claim 3 wherein the step of providing, via said cache controller, said request for said line read transfer, and simultaneously transferring said first read address to said bus interface controller occurs after said cache controller detects a miss in said cache memory.
Claim 6
Dependent Claim
51 words
A method as in claim 4 wherein the step of reloading said dirty addressable data entry from said holding register into said cache memory occurs after said cache controller receives said second status signal from said bus interface controller, indicating the occurrence of said abnormal termination of said line read transfer.
Claim 7
Dependent Claim
244 words
In a data processor having an execution unit for generating requests for an addressable data entry and a bus interface controller, coupled to main memory, via a system bus, said bus interface controller retrieving a plurality of addressable data entries from said main memory and loading said plurality of addressable data entries into a copy-back cache memory, in response to a request for a line read transfer generated by a cache controller, and transferring a dirty addressable data entry, selected for replacement by said cache controller, from said cache memory to said main memory, a method for reloading said cache memory with said dirty addressable data entry, upon an occurrence of an abnormal termination of said line read transfer, comprising the steps of: providing, via said cache controller, said request for said line read transfer, and simultaneously transferring a first read address provided by said execution unit, to said bus interface controller, at such a time as said dirty addressable data entry is invalidated in said cache memory and loaded into a first cache memory temporary holding register, said first read address corresponding to a first addressable data entry requested by said execution unit; commencing transfer of first addressable data entry, corresponding to said first read address, from said main memory to said bus interface controller, via said system bus; and revalidating said dirty addressable data entry in said cache memory when said bus interface controller indicates that said read transfer was abnormally terminated.
Claim 8
Dependent Claim
244 words
In a data processor having an execution unit for generating requests for an addressable data entry and a bus interface controller, coupled to main memory, via a system bus, said bus interface controller retrieving a plurality of addressable data entries from said main memory and loading said plurality of addressable data entries into a copy-back cache memory, in response to a request for a line read transfer generated by a cache controller, and transferring a dirty addressable data entry, selected for replacement by said cache controller, from said cache memory to said main memory, a method for reloading said cache memory with said dirty addressable data entry, upon an occurrence of an abnormal termination of said line read transfer, comprising the steps of: providing, via said cache controller, said request for said line read transfer, and simultaneously transferring a first read address provided by said execution unit, to said bus interface controller, at such a time as said dirty addressable data entry is invalidated in said cache memory and loaded into a first cache memory temporary holding register, said first read address corresponding to a first addressable data entry requested by said execution unit; commencing transfer of first addressable data entry, corresponding to said first read address, from said main memory to said bus interface controller, via said system bus; and revalidating said dirty addressable data entry in said cache memory when said bus interface controller indicates that said read transfer was abnormally terminated.
Claim 9
Dependent Claim
147 words
A method as in claim 6, if the bus interface controller indicates a normal termination of said line read transfer, further comprising the steps of: transferring, via said cache controller, a request for a line write transfer to said bus interface controller, after said dirty addressable data entry is invalidated in said cache memory, thereby requesting a bus transfer of said dirty addressable data entry; asserting, via said bus interface controller, a first status signal to thereby inform said cache controller of said normal termination of said line read transfer of said first addressable data entry; loading said first addressable data entry from said bus interface controller into a second cache memory temporary holding register, in response to said cache controller receiving said first status signal; and transferring, via said bus interface controller, said dirty addressable data entry from said first holding register to said main memory.
Claim 10
Dependent Claim
52 words
A method as in claim 7, if the bus interface controller indicates an abnormal termination of the line read transfer, further comprising the step of transferring a second status signal from said bus interface controller to said cache controller, thereby indicating the occurrence of said abnormal termination of said line read transfer.
Claim 11
Dependent Claim
46 words
A method as in claim 8 wherein the step of providing, via said cache controller, said request for said line read transfer, and simultaneously transferring said first read address to said bus interface controller occurs after said cache controller detects a miss in said cache memory.
Claim 12
Dependent Claim
36 words
A method as in claim 9 wherein the step of revalidating said dirty addressable data entry in said cache memory occurs after said cache controller receives said second status signal from said bus interface controller. e
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-03-22 | 1996-09-21 | 1997-03-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-03-22 | 2000-09-21 | 2001-03-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-03-22 | 2004-09-21 | 2005-03-23 | $7700.00 | Window Closed / Lapsed |