← Back to Patent Explorer
US5196378A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of fabricating an integrated circuit having active regions near a die edge

Assignee: Texas Instruments Inc
•
Filing: 1991-03-25
•
Granted: 1993-03-23
•
Expires: 2011-03-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a method of scribing and separating dice from each other after fabrication in a semiconductor wafer in a manner such that active circuit regions in the dice reside as near to an edge of a die as possible. The wafer is anistropically etched through the active layer and into the substrate through an opening in the mask to form a generally V-shaped channel with the dice then being separated along a vertex of the channel. The dice are then positioned to abut each other in the form of a mosaic.

Inventors

  • 👤 Kenneth E. Bean
  • 👤 John Powell
  • 👤 Jack W. Freeman
  • 👤 Robert D. McGrath

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 10:42
CPC Classifications
H; H10; H10P; H10P54/00; H10P50/00; H10P50/60; H10P50/64; H10P50/642; H10P50/644; Y; Y10; Y10S; Y10S148/00; Y10S148/028; Y10S148/168

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 179 words
A method of forming integrated circuit dice on a wafer having a first electrically active layer overlying a second substrate layer, said method comprising the steps of: (a) providing a silicon semiconductor wafer having a first electrically active layer overlying a second substrate layer and integrated circuit dice having corners, said dice disposed in at least said first layer; (b) orienting said wafer so that said wafer represents a (100) orientation silicon crystal; (c) applying a mask to a surface of said first layer of said wafer which covers active regions of said dice and has an opening therethrough along an edge of each of said dice, said opening forming a substantially straight line between adjacent corners of each of said dice; (d) aligning said opening of said mask to be substantially in a <110> direction of the wafer; (e) anisotropically etching said wafer through said first layer and into said second layer through said opening to form a generally V-shaped channel in said first and second layers; and (f) separating adjacent dice along a vertex of said channel.
Claim 2
Independent Claim 179 words
A method of forming integrated circuit dice on a wafer having a first electrically active layer overlying a second substrate layer, said method comprising the steps of: (a) providing a silicon semiconductor wafer having a first electrically active layer overlying a second substrate layer and integrated circuit dice having corners, said dice disposed in at least said first layer; (b) orienting said wafer so that said wafer represents a (100) orientation silicon crystal; (c) applying a mask to a surface of said first layer of said wafer which covers active regions of said dice and has an opening therethrough along an edge of each of said dice, said opening forming a substantially straight line between adjacent corners of each of said dice; (d) aligning said opening of said mask to be substantially in a <110> direction of the wafer; (e) anisotropically etching said wafer through said first layer and into said second layer through said opening to form a generally V-shaped channel in said first and second layers; and (f) separating adjacent dice along a vertex of said channel.
Claim 3
Dependent Claim 43 words
The method as claimed in claim 1 wherein said etching step comprises the step of removing portions of said first and second substrate layers beneath said opening to form said V-shaped channel with a vertex of said channel residing in said second layer.
Claim 4
Dependent Claim 44 words
A method as claimed in claim 2 further comprising the step of etching through said second layer beginning at an opposing surface of said wafer from said surface of said first layer, said etching being in alignment with said vertex of said V-shaped channel.
Claim 5
Dependent Claim 49 words
A method as claimed in claim 2 further comprising the step of sawing through said second layer beginning at the surface of said first layer, said sawing being in alignment with said vertex of said V-shaped channel and said sawing refraining from cutting said first layer of said wafer.
Claim 6
Dependent Claim 29 words
A method as claimed in claim 2 further comprising the step of cleaving through said second layer to originate a fracture line at said vertex of said V-shaped channel.
Claim 7
Independent Claim 178 words
A method of forming integrated circuit mosaic comprising the steps of: (a) providing a silicon semiconductor wafer having a first electrically active layer overlying a second substrate layer and integrated circuit dice having corners, said dice disposed in at least said first layer; (b) orienting said wafer so that said wafer represents a (100) orientation silicon crystal; (c) applying a mask to a surface of said first layer of said wafer which covers active regions of said dice and has an opening therethrough along an edge of each of said dice, said opening forming a substantially straight line between adjacent corners of each of said dice; (d) aligning said opening of said mask to be substantially in a <110> direction of the wafer; (e) anisotropically etching said wafer through said first layer and into said second layer through said opening to form a generally V-shaped channel in said first and second layers; (f) separating adjacent dice along a vertex of said channel; and (g) abutting one of said dice adjacent another of said dice to form said mosaic.
Claim 8
Independent Claim 178 words
A method of forming integrated circuit mosaic comprising the steps of: (a) providing a silicon semiconductor wafer having a first electrically active layer overlying a second substrate layer and integrated circuit dice having corners, said dice disposed in at least said first layer; (b) orienting said wafer so that said wafer represents a (100) orientation silicon crystal; (c) applying a mask to a surface of said first layer of said wafer which covers active regions of said dice and has an opening therethrough along an edge of each of said dice, said opening forming a substantially straight line between adjacent corners of each of said dice; (d) aligning said opening of said mask to be substantially in a <110> direction of the wafer; (e) anisotropically etching said wafer through said first layer and into said second layer through said opening to form a generally V-shaped channel in said first and second layers; (f) separating adjacent dice along a vertex of said channel; and (g) abutting one of said dice adjacent another of said dice to form said mosaic.
Claim 9
Dependent Claim 43 words
The method as claimed in claim 6 wherein said etching step comprises the step of removing portions of said first and second substrate layers beneath said opening to form said V-shaped channel with a vertex of said channel residing in said second layer.
Claim 10
Dependent Claim 44 words
A method as claimed in claim 7 further comprising the step of etching through said second layer beginning at an opposing surface of said wafer from said surface of said first layer, said etching being in alignment with said vertex of said V-shaped channel.
Claim 11
Dependent Claim 49 words
A method as claimed in claim 7 further comprising the step of sawing through said second layer beginning at the surface of said first layer, said sawing being in alignment with said vertex of said V-shaped channel and said sawing refraining from cutting said first layer of said wafer.
Claim 12
Dependent Claim 29 words
A method as claimed in claim 7 further comprising the step of cleaving through said second layer to originate a fracture line at said vertex of said V-shaped channel.

References Cited (Backward Citations)

US3432919A Cited
US3608186A Cited
US4236296A Cited
JPS598700A Cited
US4542397A Cited
US4698131A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-03-22 1996-09-21 1997-03-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-03-22 2000-09-21 2001-03-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-03-22 2004-09-21 2005-03-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag