Patent US5184086A successfully refreshed from Google Patents.
US5184086A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Differential amplifier
Assignee: Pioneer Corp
•
Filing: 1991-11-12
•
Granted: 1993-02-02
•
Expires: 2011-11-12
Abstract
Abstract A differential amplifier comprises: first and second transistors the emitters of which are connected to each other through a resistance element; a third transistor to the emitter of which a current equal to the collector current of the first transistor is applied; and a fourth transistor to the emitter of which a current equal to the collector current of the second transistor is applied. Signals provided at the emitters of the third and fourth transistors, after being level-shifted, are supplied to the bases of the second and first transistors, respectively. Thereby, a differential amplifier which is linear in transfer characteristic and large in input dynamic range is obtained.
Inventors
- 👤 Haruyuki Inohana
- 👤 Shintaro Gomi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 07:24
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/45197; H03F1/00; H03F1/32; H03F1/3211; H03F3/4508; H03F3/45098; H03F3/45103; H03F2203/00; H03F2203/45; H03F2203/45251; H03F2203/45471
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
221 words
A differential amplifier comprising: a resistance element; first and second transistors, emitters of which are connected to each other through said resistance element; a third transistor, the emitter of which is connected to the collector of said first transistor; a fourth transistor, the emitter of which is connected to the collector of said second transistor; first level shift means for level-shifting a signal as much as a predetermined value which is provided at emitter of said third transistor, and applying said signal thus level-shifted to the base of said second transistor; and second level shift means for level-shifting a signal as much as a predetermined value which is provided at the emitter of said fourth transistor, and applying said signal thus level-shifted to the base of said second transistor, a fifth transistor, an emitter and a base of which are connected to the emitter and base of said second transistor so as to form a current mirror circuit; and a sixth transistor, an emitter and a base of which are connected to the emitter and base of said first transistor so as to form a current mirror circuit; wherein based of said third and fourth transistors are employed as input terminals, and wherein at least one of the collectors of said fifth and sixth transistors are employed as an output terminal.
Claim 2
Dependent Claim
221 words
A differential amplifier comprising: a resistance element; first and second transistors, emitters of which are connected to each other through said resistance element; a third transistor, the emitter of which is connected to the collector of said first transistor; a fourth transistor, the emitter of which is connected to the collector of said second transistor; first level shift means for level-shifting a signal as much as a predetermined value which is provided at emitter of said third transistor, and applying said signal thus level-shifted to the base of said second transistor; and second level shift means for level-shifting a signal as much as a predetermined value which is provided at the emitter of said fourth transistor, and applying said signal thus level-shifted to the base of said second transistor, a fifth transistor, an emitter and a base of which are connected to the emitter and base of said second transistor so as to form a current mirror circuit; and a sixth transistor, an emitter and a base of which are connected to the emitter and base of said first transistor so as to form a current mirror circuit; wherein based of said third and fourth transistors are employed as input terminals, and wherein at least one of the collectors of said fifth and sixth transistors are employed as an output terminal.
Claim 3
Dependent Claim
303 words
A differential amplifier comprising: first transistor, emitter of which is connected to first current source, and collector of which is connected to voltage source; first current mirror transistor, an emitter and a base of which are connected to the emitter and base of said first transistor so as to form a current mirror circuit; second transistor, emitter of which is connected to second current source, and collector of which is connected to the voltage source; second current mirror transistor, an emitter and a base of which are connected to the emitter and base of said second transistor so as to form a current mirror circuit; first resistance element connected between the emitters of said first and second transistors; third transistor, collector of which is connected to the voltage source, and emitter of which is connected to collector of said first current mirror transistor; fourth transistor, collector of which is connected to the voltage source, and emitter of which is connected to collector of said second current mirror transistor; fifth transistor, collector of which is connected to the voltage source, emitter of which is connected to third current source and bases of said second transistor and second current mirror transistor, and base of which is connected to the emitter of said third transistor; and sixth transistor, collector of which is connected to the voltage source, emitter of which is connected to forth current source and base of said first transistor and first transistor current mirror transistor, and base of which is connected to the emitter of said fourth transistor; wherein bases of said third and fourth transistors are employed as input terminals, and wherein one of the collectors of said first and second transistors are connected to the voltage source through a load resistance element so as to be employed as an output terminal.
Claim 4
Dependent Claim
303 words
A differential amplifier comprising: first transistor, emitter of which is connected to first current source, and collector of which is connected to voltage source; first current mirror transistor, an emitter and a base of which are connected to the emitter and base of said first transistor so as to form a current mirror circuit; second transistor, emitter of which is connected to second current source, and collector of which is connected to the voltage source; second current mirror transistor, an emitter and a base of which are connected to the emitter and base of said second transistor so as to form a current mirror circuit; first resistance element connected between the emitters of said first and second transistors; third transistor, collector of which is connected to the voltage source, and emitter of which is connected to collector of said first current mirror transistor; fourth transistor, collector of which is connected to the voltage source, and emitter of which is connected to collector of said second current mirror transistor; fifth transistor, collector of which is connected to the voltage source, emitter of which is connected to third current source and bases of said second transistor and second current mirror transistor, and base of which is connected to the emitter of said third transistor; and sixth transistor, collector of which is connected to the voltage source, emitter of which is connected to forth current source and base of said first transistor and first transistor current mirror transistor, and base of which is connected to the emitter of said fourth transistor; wherein bases of said third and fourth transistors are employed as input terminals, and wherein one of the collectors of said first and second transistors are connected to the voltage source through a load resistance element so as to be employed as an output terminal.
References Cited (Backward Citations)
US4081758A
Cited
DE3138078A1
Cited
SU1045349A1
Cited
SU1314441A1
Cited
US4820997A
Cited
EP0313189A2
Cited
US4774475A
Cited
DE4001573A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-02-02 | 1996-08-03 | 1997-02-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-02-02 | 2000-08-03 | 2001-02-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-02-02 | 2004-08-03 | 2005-02-02 | $7700.00 | Window Closed / Lapsed |