US5177376A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Zero temperature coefficient comparator circuit with hysteresis
Assignee: NXP USA Inc
•
Filing: 1992-01-10
•
Granted: 1993-01-05
•
Expires: 2012-01-10
Abstract
Abstract A single ended input comparator circuit having an input inverter stage and a voltage reference circuit is provided. The voltage reference circuit modulates the voltage appearing across the inverter stage thereby varying the switching threshold voltage level of the inverter stage and providing hysteresis for the comparator circuit. Further, by appropriately choosing the widths and lengths of the transistors used in the inverter stage and the voltage reference circuit, a zero temperature coefficient for the comparator circuit is achieved.
Inventors
- 👤 Keith M. Wellnitz
- 👤 Randall T. Wollschlager
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 11:11
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/01; H03K3/011; H03K3/02; H03K3/353; H03K3/356; H03K3/3565
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
425 words
A comparator circuit having an input terminal and an output terminal, comprising: an inverter circuit having an input and an output, said input of said inverter circuit being coupled to the input terminal of the comparator circuit, said inverter circuit being coupled to operate between a voltage appearing at a first supply voltage terminal and a voltage appearing at a first circuit node, said inverter circuit including: (a) a first PMOS transistor having drain, source, gate and backgate electrodes, said source and backgate electrodes of said first PMOS transistor being coupled to said first supply voltage terminal, said gate electrode of said first PMOS transistor being coupled to said input of said inverter circuit, and said drain electrode of said first PMOS transistor being coupled to said output of said inverter circuit; and (b) a first NMOS transistor having drain, source, gate and backgate electrodes, said drain electrode of said first NMOS transistor being coupled to said drain electrode of said first PMOS transistor, said gate electrode of said first NMOS transistor being coupled to said input of said inverter circuit, said source and backgate electrodes of said first NMOS transistor being coupled to said first circuit node; a voltage reference circuit being responsive to a logic signal appearing at the output terminal of the comparator circuit and being coupled between a second supply voltage terminal and said first circuit node for modulating the voltage appearing across said inverter circuit, said voltage reference circuit including: (a) a second NMOS transistor having a drain, source, gate and backgate electrodes, said drain electrode of said second NMOS transistor being coupled to said first circuit node, said gate electrode of said second NMOS transistor being coupled to the input terminal of the comparator circuit, and said source and backgate electrodes of said second NMOS transistor being coupled to a third supply voltage terminal; and (b) a third NMOS transistor having drain, source, gate and backgate electrodes, said drain electrode of said third NMOS transistor being coupled to said second supply voltage terminal, said gate electrode of said third NMOS transistor being coupled to the output terminal of the comparator circuit, and said source and backgate electrodes of said third NMOS transistors being coupled to said first circuit node; an amplifier circuit coupled between said output of said inverter circuit and the output terminal of the comparator circuit; and said first, second and third NMOS transistors and said first PMOS transistor having appropriate lengths and widths such that the comparator circuit has a temperature coefficient substantially equal to zero.
Claim 2
Dependent Claim
425 words
A comparator circuit having an input terminal and an output terminal, comprising: an inverter circuit having an input and an output, said input of said inverter circuit being coupled to the input terminal of the comparator circuit, said inverter circuit being coupled to operate between a voltage appearing at a first supply voltage terminal and a voltage appearing at a first circuit node, said inverter circuit including: (a) a first PMOS transistor having drain, source, gate and backgate electrodes, said source and backgate electrodes of said first PMOS transistor being coupled to said first supply voltage terminal, said gate electrode of said first PMOS transistor being coupled to said input of said inverter circuit, and said drain electrode of said first PMOS transistor being coupled to said output of said inverter circuit; and (b) a first NMOS transistor having drain, source, gate and backgate electrodes, said drain electrode of said first NMOS transistor being coupled to said drain electrode of said first PMOS transistor, said gate electrode of said first NMOS transistor being coupled to said input of said inverter circuit, said source and backgate electrodes of said first NMOS transistor being coupled to said first circuit node; a voltage reference circuit being responsive to a logic signal appearing at the output terminal of the comparator circuit and being coupled between a second supply voltage terminal and said first circuit node for modulating the voltage appearing across said inverter circuit, said voltage reference circuit including: (a) a second NMOS transistor having a drain, source, gate and backgate electrodes, said drain electrode of said second NMOS transistor being coupled to said first circuit node, said gate electrode of said second NMOS transistor being coupled to the input terminal of the comparator circuit, and said source and backgate electrodes of said second NMOS transistor being coupled to a third supply voltage terminal; and (b) a third NMOS transistor having drain, source, gate and backgate electrodes, said drain electrode of said third NMOS transistor being coupled to said second supply voltage terminal, said gate electrode of said third NMOS transistor being coupled to the output terminal of the comparator circuit, and said source and backgate electrodes of said third NMOS transistors being coupled to said first circuit node; an amplifier circuit coupled between said output of said inverter circuit and the output terminal of the comparator circuit; and said first, second and third NMOS transistors and said first PMOS transistor having appropriate lengths and widths such that the comparator circuit has a temperature coefficient substantially equal to zero.
Claim 3
Dependent Claim
288 words
A comparator circuit having an input terminal and an output terminal, comprising: a first PMOS transistor having drain, source, gate and backgate electrodes, said source and backgate electrodes of said first PMOS transistor being coupled to a first supply voltage terminal, said gate electrode of said first PMOS transistor being coupled to the input terminal; a first NMOS transistor having drain, source, gate and backgate electrodes, said drain electrode of said first NMOS transistor being coupled to said drain electrode of said first PMOS transistor, said gate electrode of said first NMOS transistor being coupled to the input terminal, said source and backgate electrodes of said first NMOS transistor being coupled to a first circuit node; a second NMOS transistor having a drain, source, gate and backgate electrodes, said drain electrode of said second NMOS transistor being coupled to said first circuit node, said gate electrode of said second NMOS transistor being coupled to the input terminal, and said source and backgate electrodes of said second NMOS transistor being coupled to a second supply voltage terminal; a third NMOS transistor having drain, source, gate and backgate electrodes, said drain electrode of said third NMOS transistor being coupled to a third supply voltage terminal, said gate electrode of said third NMOS transistor being coupled to the output terminal, and said source and backgate electrodes of said third NMOS transistors being coupled to said first circuit node, said first, second and third NMOS transistors and said first PMOS transistor having appropriate lengths and widths such that the comparator circuit has a temperature coefficient substantially equal to zero; and an amplifier circuit coupled between said drain electrode of said first NMOS transistor and said gate electrode of said third NMOS transistor.
Claim 4
Dependent Claim
288 words
A comparator circuit having an input terminal and an output terminal, comprising: a first PMOS transistor having drain, source, gate and backgate electrodes, said source and backgate electrodes of said first PMOS transistor being coupled to a first supply voltage terminal, said gate electrode of said first PMOS transistor being coupled to the input terminal; a first NMOS transistor having drain, source, gate and backgate electrodes, said drain electrode of said first NMOS transistor being coupled to said drain electrode of said first PMOS transistor, said gate electrode of said first NMOS transistor being coupled to the input terminal, said source and backgate electrodes of said first NMOS transistor being coupled to a first circuit node; a second NMOS transistor having a drain, source, gate and backgate electrodes, said drain electrode of said second NMOS transistor being coupled to said first circuit node, said gate electrode of said second NMOS transistor being coupled to the input terminal, and said source and backgate electrodes of said second NMOS transistor being coupled to a second supply voltage terminal; a third NMOS transistor having drain, source, gate and backgate electrodes, said drain electrode of said third NMOS transistor being coupled to a third supply voltage terminal, said gate electrode of said third NMOS transistor being coupled to the output terminal, and said source and backgate electrodes of said third NMOS transistors being coupled to said first circuit node, said first, second and third NMOS transistors and said first PMOS transistor having appropriate lengths and widths such that the comparator circuit has a temperature coefficient substantially equal to zero; and an amplifier circuit coupled between said drain electrode of said first NMOS transistor and said gate electrode of said third NMOS transistor.
Claim 5
Independent Claim
108 words
A method for providing a zero temperature coefficient comparator circuit having hysteresis, the comparator circuit including an inverter input stage and a voltage reference circuit wherein both the inverter input stage and the reference circuit includes a plurality of transistors, the method comprising the steps of: (a) modulating a voltage appearing across the inverter input stage such that a switching threshold voltage level of said inverter input stage is varied; and (b) selecting the widths and lengths of the transistors used in the inverter input stage and the voltage reference circuit such that said switching threshold voltage level of said inverter input stage is substantially independent of temperature.
Claim 6
Independent Claim
108 words
A method for providing a zero temperature coefficient comparator circuit having hysteresis, the comparator circuit including an inverter input stage and a voltage reference circuit wherein both the inverter input stage and the reference circuit includes a plurality of transistors, the method comprising the steps of: (a) modulating a voltage appearing across the inverter input stage such that a switching threshold voltage level of said inverter input stage is varied; and (b) selecting the widths and lengths of the transistors used in the inverter input stage and the voltage reference circuit such that said switching threshold voltage level of said inverter input stage is substantially independent of temperature.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-01-05 | 1996-07-06 | 1997-01-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-01-05 | 2000-07-06 | 2001-01-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-01-05 | 2004-07-06 | 2005-01-05 | $7700.00 | Window Closed / Lapsed |