US5172397A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Single channel serial data receiver
Assignee: National Semiconductor Corp
•
Filing: 1991-03-05
•
Granted: 1992-12-15
•
Expires: 2011-03-05
Abstract
Abstract A data latch circuit, a gated clock circuit and a delay line circuit for receiving and decoding combined serial data and clock information are disclosed. The data latch circuit, by eliminating the need to use a clear signal, has no "blind spot" with regards to incoming data and can therefore accept data at a faster rate than known circuits. The gated clock also does not utilize the clear signal of the known art and can therefore produce a higher frequency clock pulse. The delay line prevents pulse compression and pulse collapse by means of a flip-flop and exclusive OR means. The circuits may be used together in a receiver for receiving combined serial data and clock information.
Inventors
- 👤 William D. Llewellyn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 01:47
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
180 words
A gated clock circuit for gating a clock signal, the circuit comprising: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line; second flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; third flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the second flip-flop means and the clock input being coupled to the clock signal through an inverter means; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to the first output of the second flip-flop means and a second input being coupled to the first output of the third flip-flop means.
Claim 2
Dependent Claim
180 words
A gated clock circuit for gating a clock signal, the circuit comprising: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line; second flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; third flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the second flip-flop means and the clock input being coupled to the clock signal through an inverter means; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to the first output of the second flip-flop means and a second input being coupled to the first output of the third flip-flop means.
Claim 3
Dependent Claim
141 words
A gated clock circuit for gating a clock signal, the circuit comprising: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line; second flip-flop means having a clock and a data input and a first and a second output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to the first output of the first flip-flop means and a second input being coupled to the second output of the second flip-flop means.
Claim 4
Dependent Claim
141 words
A gated clock circuit for gating a clock signal, the circuit comprising: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line; second flip-flop means having a clock and a data input and a first and a second output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to the first output of the first flip-flop means and a second input being coupled to the second output of the second flip-flop means.
Claim 5
Dependent Claim
169 words
A digital delay line circuit for controlled delay of digital pulses whose timing information is contained in their leading edges, the circuit comprising: first flip-flop means having a clock and a data input and a first and second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line carrying the digital pulses; a plurality of delay element means having a controlled delay, the elements being connected in a series, the first delay element means having an input coupled to the second output of the first flip-flop; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to one of the second output of the first flip-flop means and any connection point between delay element means, and a second input being coupled to the output of the last delay element, the output of the exclusive OR logic means being the delayed pulse.
Claim 6
Dependent Claim
169 words
A digital delay line circuit for controlled delay of digital pulses whose timing information is contained in their leading edges, the circuit comprising: first flip-flop means having a clock and a data input and a first and second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line carrying the digital pulses; a plurality of delay element means having a controlled delay, the elements being connected in a series, the first delay element means having an input coupled to the second output of the first flip-flop; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to one of the second output of the first flip-flop means and any connection point between delay element means, and a second input being coupled to the output of the last delay element, the output of the exclusive OR logic means being the delayed pulse.
Claim 7
Dependent Claim
17 words
The delay line circuit of claim 3 wherein the leading edges of the digital pulses are positive-going.
Claim 8
Dependent Claim
17 words
The delay line circuit of claim 3 wherein the leading edges of the digital pulses are negative-going.
Claim 9
Independent Claim
129 words
A method for gating a clock signal, the method comprising the steps of: generating a logical true signal from a first logic means if the first logic means receives a logical true data signal; generating a logical true signal from a second logic means if the first logic means generates a logical true signal and the clock signal transitions to a logical true; generating a logical true signal from a third logic means if the output of the second logic means is a logical true and the clock signal, when inverted, transitions to a logical true; and generating a logical true signal representing the gates clock signal from a fourth logic means if the output of only one of the second and third logic means is a logical true.
Claim 10
Independent Claim
129 words
A method for gating a clock signal, the method comprising the steps of: generating a logical true signal from a first logic means if the first logic means receives a logical true data signal; generating a logical true signal from a second logic means if the first logic means generates a logical true signal and the clock signal transitions to a logical true; generating a logical true signal from a third logic means if the output of the second logic means is a logical true and the clock signal, when inverted, transitions to a logical true; and generating a logical true signal representing the gates clock signal from a fourth logic means if the output of only one of the second and third logic means is a logical true.
Claim 11
Independent Claim
105 words
A method for gating a clock signal, the method comprising the steps of: generating a logical true signal from a first logic means if the first logic means receives a logical true data signal; generating a logical true signal from a second logic means if the first logic means generates a logical true signal and the clock signal transitions to a logical true signal; and generating a logical true signal from a third logic means if only one of the first and second logic means is generating a logical true signal, the logical true signal from the third logic means representing the gated clock signal.
Claim 12
Independent Claim
105 words
A method for gating a clock signal, the method comprising the steps of: generating a logical true signal from a first logic means if the first logic means receives a logical true data signal; generating a logical true signal from a second logic means if the first logic means generates a logical true signal and the clock signal transitions to a logical true signal; and generating a logical true signal from a third logic means if only one of the first and second logic means is generating a logical true signal, the logical true signal from the third logic means representing the gated clock signal.
Claim 13
Independent Claim
94 words
A method of delaying a digital pulse, the method comprising the steps of: generating a first pulse signal and an inverted first pulse signal from a first logic means; applying the inverted pulse signal to a series of delay elements having a predetermined total delay, said series of delay elements producing a second pulse signal; generating a signal representing the delayed digital pulse from a second logic means, the second logic means generating a logic true signal when only one of the first pulse signal and second pulse signal is a logic true signal.
Claim 14
Independent Claim
94 words
A method of delaying a digital pulse, the method comprising the steps of: generating a first pulse signal and an inverted first pulse signal from a first logic means; applying the inverted pulse signal to a series of delay elements having a predetermined total delay, said series of delay elements producing a second pulse signal; generating a signal representing the delayed digital pulse from a second logic means, the second logic means generating a logic true signal when only one of the first pulse signal and second pulse signal is a logic true signal.
Claim 15
Dependent Claim
251 words
A single channel serial data receiver, the receiver receiving intermixed data and clock pulses and transmitting delayed data pulses, a gated clock signal, and synchronized data, the receiver comprising: delay means for receiving the intermixed data pulses and transmitting delayed data pulses; clock gate means for receiving the intermixed data and clock pulses and transmitting gated clock pulses; and data latch means for receiving the intermixed data and clock pulses and transmitting synchronized data pulses; wherein the clock gate means comprises: first flip-flop means having a clock and a data input and a first and second output, the second output being the inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line; second flip-flop means having a clock and a data input and a first and a second output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; third flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the second flip-flop means and the clock input being coupled to the clock signal through an inverter means; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to the first output of the second flip-flop means and a second input being coupled to the first output of the third flip-flop means.
Claim 16
Dependent Claim
251 words
A single channel serial data receiver, the receiver receiving intermixed data and clock pulses and transmitting delayed data pulses, a gated clock signal, and synchronized data, the receiver comprising: delay means for receiving the intermixed data pulses and transmitting delayed data pulses; clock gate means for receiving the intermixed data and clock pulses and transmitting gated clock pulses; and data latch means for receiving the intermixed data and clock pulses and transmitting synchronized data pulses; wherein the clock gate means comprises: first flip-flop means having a clock and a data input and a first and second output, the second output being the inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line; second flip-flop means having a clock and a data input and a first and a second output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; third flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the second flip-flop means and the clock input being coupled to the clock signal through an inverter means; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to the first output of the second flip-flop means and a second input being coupled to the first output of the third flip-flop means.
Claim 17
Dependent Claim
184 words
The receiver of claim 9 wherein the data latch means comprises: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the clock input receiving the raw data and the data input being coupled to the second output; second flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; third flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the second flip-flop means and the clock input being coupled to the clock signal; and exclusive OR logic means having a plurality of inputs and an output, at least a first input being coupled to the first output of the second flip-flop means and at least a second input being coupled to the output of the third flip-flop means, the output of the exclusive-OR means being the synchronized data.
Claim 18
Dependent Claim
210 words
A single channel serial data receiver, the receiver receiving intermixed data and clock pulses and transmitting delayed data pulses, a gated clock signal, and synchronized data, the receiver comprising: delay means for receiving the intermixed data pulses and transmitting delayed data pulses; clock gate means for receiving the intermixed data and clock pulses and transmitting gated clock pulses; and data latch means for receiving the intermixed data and clock pulses and transmitting synchronized data pulses; wherein the clock gate means comprises: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line; second flip-flop means having a clock and a data input and a first and a second output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to the first output of the first flip-flop means and a second input being coupled to the second output of the second flip-flop means.
Claim 19
Dependent Claim
210 words
A single channel serial data receiver, the receiver receiving intermixed data and clock pulses and transmitting delayed data pulses, a gated clock signal, and synchronized data, the receiver comprising: delay means for receiving the intermixed data pulses and transmitting delayed data pulses; clock gate means for receiving the intermixed data and clock pulses and transmitting gated clock pulses; and data latch means for receiving the intermixed data and clock pulses and transmitting synchronized data pulses; wherein the clock gate means comprises: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line; second flip-flop means having a clock and a data input and a first and a second output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to the first output of the first flip-flop means and a second input being coupled to the second output of the second flip-flop means.
Claim 20
Dependent Claim
184 words
The receiver of claim 11 wherein the data latch means comprises: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the clock input receiving the raw data and the data input being coupled to the second output; second flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; third flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the second flip-flop means and the clock input being coupled to the clock signal; and exclusive OR logic means having a plurality of inputs and an output, at least a first input being coupled to the first output of the second flip-flop means and at least a second input being coupled to the output of the third flip-flop means, the output of the exclusive-OR means being the synchronized data.
Claim 21
Dependent Claim
234 words
A single channel serial data receiver, the receiver receiving intermixed data and clock pulses and transmitting delayed data pulses, a gated clock signal, and synchronized data, the receiver comprising: delay means for receiving the intermixed data pulses and transmitting delayed data pulses; clock gate means for receiving the intermixed data and clock pulses and transmitting gated clock pulses; and data latch means for receiving the intermixed data and clock pulses and transmitting synchronized data pulses; wherein the delay means comprises: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line carrying the digital pulses; a plurality of delay element means having a controlled delay, the elements being coupled in series, the first delay element means having an input coupled to the second output of the first flip-flop and the last delay element having an inverter means; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to one of the second output of the first flip-flop means and any connection point between delay elements, and a second input being coupled to the output of the last delay element, the output of the exclusive OR logic means being the delayed pulse.
Claim 22
Dependent Claim
234 words
A single channel serial data receiver, the receiver receiving intermixed data and clock pulses and transmitting delayed data pulses, a gated clock signal, and synchronized data, the receiver comprising: delay means for receiving the intermixed data pulses and transmitting delayed data pulses; clock gate means for receiving the intermixed data and clock pulses and transmitting gated clock pulses; and data latch means for receiving the intermixed data and clock pulses and transmitting synchronized data pulses; wherein the delay means comprises: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the data input being coupled to the second output and the clock input being coupled to a raw data signal line carrying the digital pulses; a plurality of delay element means having a controlled delay, the elements being coupled in series, the first delay element means having an input coupled to the second output of the first flip-flop and the last delay element having an inverter means; and exclusive OR logic means having a plurality of inputs and an output, a first input being coupled to one of the second output of the first flip-flop means and any connection point between delay elements, and a second input being coupled to the output of the last delay element, the output of the exclusive OR logic means being the delayed pulse.
Claim 23
Dependent Claim
184 words
The receiver of claim 13 wherein the data latch means comprises: first flip-flop means having a clock and a data input and a first and a second output, the second output being an inverted first output, the clock input receiving the raw data and the data input being coupled to the second output; second flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the first flip-flop means and the clock input being coupled to the clock signal; third flip-flop means having a clock and a data input and a first output, the data input being coupled to the first output of the second flip-flop means and the clock input being coupled to the clock signal; and exclusive OR logic means having a plurality of inputs and an output, at least a first input being coupled to the first output of the second flip-flop means and at least a second input being coupled to the output of the third flip-flop means, the output of the exclusive-OR means being the synchronized data.
References Cited (Backward Citations)
US3683288A
Cited
US4740998A
Cited
US4523158A
Cited
US4535459A
Cited
US4667333A
Cited
US4694196A
Cited
US4796280A
Cited
US4988892A
Cited
US4949361A
Cited
US5056114A
Cited
US5027085A
Cited
US5058140A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-12-15 | 1996-06-15 | 1996-12-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-12-15 | 2000-06-15 | 2000-12-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-12-15 | 2004-06-15 | 2004-12-15 | $7700.00 | Window Closed / Lapsed |