US4667333A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Automatic clock recovery circuit
Assignee: Motorola Solutions Inc
•
Filing: 1983-12-22
•
Granted: 1987-05-19
•
Expires: 2003-12-22
Abstract
Abstract An automatic clock recovery circuit is described. The automatic clock recovery circuit samples a received data signal with a recovered clock signal and advances or retards the recovered clock signal based on the comparison between the received data signal and the recovered clock signal. The automatic clock recovery circuit selectively cancels advance or retard corrections in the presence of bias distortion and phase ambiguities to improve the lock acquisition time for recovered clock.
Inventors
- 👤 James S. Butcher
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 16:51
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0331
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
189 words
A method for automatically aligning the transitions of a local recovered clock signal to the transitions of a recovered data signal, wherein said method prevents a 180° out-of-phase clock lock-up condition during initial bias distortion of a synchronizaton pattern and to provide optimum center sampling of bias distorted data caused by baseline wander after synchronization, said method comprising the steps of: (a) sampling the recovered data signal with a derived clock signal generated from said local recovered clock signal, said derived clock signal having a rate at a multiple of said local recovered clock signal frequency; (b) determining from the samples the phase of the recovered data signal with respect to the local recovered clock signal; (c) advancing the phase of the local recovered clock signal if the phase of the local recovered clock signal lags the determined phase of the received data signal; (d) retarding the phase of the local recovered clock signal if the phase of the local recovered clock signal leads the determined phase of the received data signal; and (e) disabling a retarding step only if an advancing step occurred during the previous clock cycle.
Claim 2
Independent Claim
189 words
A method for automatically aligning the transitions of a local recovered clock signal to the transitions of a recovered data signal, wherein said method prevents a 180° out-of-phase clock lock-up condition during initial bias distortion of a synchronizaton pattern and to provide optimum center sampling of bias distorted data caused by baseline wander after synchronization, said method comprising the steps of: (a) sampling the recovered data signal with a derived clock signal generated from said local recovered clock signal, said derived clock signal having a rate at a multiple of said local recovered clock signal frequency; (b) determining from the samples the phase of the recovered data signal with respect to the local recovered clock signal; (c) advancing the phase of the local recovered clock signal if the phase of the local recovered clock signal lags the determined phase of the received data signal; (d) retarding the phase of the local recovered clock signal if the phase of the local recovered clock signal leads the determined phase of the received data signal; and (e) disabling a retarding step only if an advancing step occurred during the previous clock cycle.
Claim 3
Dependent Claim
48 words
The method of claim 1 wherein said method further includes the steps of: (f) storing a group of samples; and (g) inhibiting an advancing step if at least two transitions occurred in the received data signal between three consecutive data samples in said stored predefined group of samples.
References Cited (Backward Citations)
US3585298A
Cited
US3609560A
Cited
US3697689A
Cited
US3646452A
Cited
US3777272A
Cited
US3818347A
Cited
US4027261A
Cited
US4048581A
Cited
US4001713A
Cited
US4213006A
Cited
US4151485A
Cited
US4288874A
Cited
US4216544A
Cited
US4356566A
Cited
US4280224A
Cited
US4302845A
Cited
US4411000A
Cited
US4400817A
Cited
US4375694A
Cited
US4516250A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-05-18 | 1990-11-17 | 1991-05-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-05-18 | 1994-11-17 | 1995-05-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-05-18 | 1998-11-17 | 1999-05-19 | $7700.00 | Window Closed / Lapsed |