Patent US5172014A successfully refreshed from Google Patents.
US5172014A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable interconnect architecture
Assignee: Microsemi SoC Corp
•
Filing: 1991-01-15
•
Granted: 1992-12-15
•
Expires: 2011-01-15
Abstract
Abstract A user-programmable interconnect architecture, which may be used for logic arrays for digital and analog system design, is disclosed. In one embodiment, a plurality of logic cells or modules in a matrix are connected by vertical and horizontal wiring channels. The wiring channels may in turn be programmed by the user to interconnect the various logic cells to implement the required logic function. The wiring channels comprise wiring segments connected by normally open programmable elements situated at the intersection of any two segments to be connected.
Inventors
- 👤 Khaled El Ayat
- 👤 Abbas A. El Gamal
- 👤 Amr M. Mohsen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:08
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318516; H03K19/17704
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
150 words
An interconnect architecture for use in a user-programmable integrated circuit disposed on a semiconductor substrate, said integrated circuit including a plurality of logic function circuits placed in an array on said semiconductor substrate, said array arranged as a plurality of rows and columns of said logic function circuits, each of said logic function circuits including at least one input and at least one output, said interconnect architecture including a plurality of interconnect conductors associated with at least one of said rows or said columns of said array, said interconnect conductors running substantially parallel to one another and electrically isolated from said logic function circuits, first ones of said interconnect conductors having a length substantially equal to the distance spanning two adjacent ones of said logic function circuits, second ones of said interconnect conductors having a length substantially equal to the distance spanning three adjacent ones of said logic function circuits.
Claim 2
Dependent Claim
150 words
An interconnect architecture for use in a user-programmable integrated circuit disposed on a semiconductor substrate, said integrated circuit including a plurality of logic function circuits placed in an array on said semiconductor substrate, said array arranged as a plurality of rows and columns of said logic function circuits, each of said logic function circuits including at least one input and at least one output, said interconnect architecture including a plurality of interconnect conductors associated with at least one of said rows or said columns of said array, said interconnect conductors running substantially parallel to one another and electrically isolated from said logic function circuits, first ones of said interconnect conductors having a length substantially equal to the distance spanning two adjacent ones of said logic function circuits, second ones of said interconnect conductors having a length substantially equal to the distance spanning three adjacent ones of said logic function circuits.
Claim 3
Dependent Claim
41 words
The interconnect architecture of claim 1, further including third ones of said interconnect conductors having a length substantially equal to the distance spanning n adjacent ones of said logic function circuits, where n is a number other than two and three.
Claim 4
Dependent Claim
26 words
The interconnect architecture of claim 1 wherein at least one of said interconnect conductors is offset from one or more other ones of said interconnect conductors.
Claim 5
Dependent Claim
26 words
The interconnect architecture of claim 2 wherein at least one of said interconnect conductors is offset from one or more other ones of said interconnect conductors.
Claim 6
Dependent Claim
20 words
The interconnect architecture of claim 1 wherein user-programmable interconnect elements are connected between at least some of said interconnect conductors.
Claim 7
Dependent Claim
20 words
The interconnect architecture of claim 2 wherein user-programmable interconnect elements are connected between at least some of said interconnect conductors.
Claim 8
Dependent Claim
37 words
The interconnect architecture of claim 1 wherein at least some of said interconnect conductors are connected to said at least one input and said at least one output of said logic function circuits by user-programmable interconnect elements.
Claim 9
Dependent Claim
37 words
The interconnect architecture of claim 2 wherein at least some of said interconnect conductors are connected to said at least one input and said at least one output of said logic function circuits by user-programmable interconnect elements.
Claim 10
Dependent Claim
11 words
The interconnect architecture of claim 2 wherein said number is four.
Claim 11
Dependent Claim
31 words
The interconnect architecture of claim 1 further including a plurality of input/output ports and means for programmably connecting each of said input/output ports to at least one of said interconnect conductors.
Claim 12
Dependent Claim
127 words
An interconnect architecture for use in a user-programmable integrated circuit disposed on a semiconductor substrate, said integrated circuit including a plurality of logic function circuits placed in an array on said semiconductor substrate, said array arranged as a plurality of rows and columns of said logic function circuits, each of said logic function circuits including at least one input and at least one output, said interconnect architecture including a plurality of interconnect conductors associated with at least one of said rows or said columns of said array, said interconnect conductors running substantially parallel to one another and electrically isolated from said logic function circuits, first ones of said interconnect conductors having a length substantially equal to the distance spanning three adjacent ones of said logic function circuits.
Claim 13
Dependent Claim
127 words
An interconnect architecture for use in a user-programmable integrated circuit disposed on a semiconductor substrate, said integrated circuit including a plurality of logic function circuits placed in an array on said semiconductor substrate, said array arranged as a plurality of rows and columns of said logic function circuits, each of said logic function circuits including at least one input and at least one output, said interconnect architecture including a plurality of interconnect conductors associated with at least one of said rows or said columns of said array, said interconnect conductors running substantially parallel to one another and electrically isolated from said logic function circuits, first ones of said interconnect conductors having a length substantially equal to the distance spanning three adjacent ones of said logic function circuits.
Claim 14
Dependent Claim
19 words
The interconnect architecture of claim 11 wherein at least one pair of interconnect conductors are offset from one another.
Claim 15
Dependent Claim
39 words
The interconnect architecture of claim 11 further including second ones of said interconnect conductors having a length substantially equal to the distance spanning n adjacent ones of said logic function circuits, where n is a number other than three.
Claim 16
Dependent Claim
31 words
The interconnect architecture of claim 11 further including a plurality of input/output ports and means for programmably connecting each of said input/output ports to at least one of said interconnect conductors.
Claim 17
Dependent Claim
112 words
An interconnect architecture for use in a user-programmable integrated circuit disposed on a semiconductor substrate, said integrated circuit including a plurality of logic function circuits placed in an array on said semiconductor substrate, said array arranged as a plurality of rows and columns of said logic function circuits, each of said logic function circuits including at least one input and at least one output, said interconnect architecture including a plurality of segmented conductors associated with at least one of said rows or said columns of said array, first ones of segments of said segmented conductors having a length substantially equal to the distance spanning two adjacent ones of said logic function circuits.
Claim 18
Dependent Claim
112 words
An interconnect architecture for use in a user-programmable integrated circuit disposed on a semiconductor substrate, said integrated circuit including a plurality of logic function circuits placed in an array on said semiconductor substrate, said array arranged as a plurality of rows and columns of said logic function circuits, each of said logic function circuits including at least one input and at least one output, said interconnect architecture including a plurality of segmented conductors associated with at least one of said rows or said columns of said array, first ones of segments of said segmented conductors having a length substantially equal to the distance spanning two adjacent ones of said logic function circuits.
Claim 19
Dependent Claim
46 words
The interconnect architecture of claim 15, further including second ones of segments of said segmented conductors having a length substantially equal to a multiple of the distance spanning a number of adjacent ones of said logic function circuits, said number being a number other than two.
Claim 20
Dependent Claim
151 words
An interconnect architecture for use in a user-programmable integrated circuit disposed on a semiconductor substrate, said integrated circuit including a plurality of logic function circuits placed in an array on said semiconductor substrate, said array arranged as a plurality of rows and columns of said logic function circuits, each of said logic function circuits including at least one input and at least one output, said interconnect architecture including a plurality of interconnect conductors associated with at least one of said rows or said columns of said array, said interconnect conductors running substantially parallel to one another and electrically isolated from said logic function circuits, first ones of said interconnect conductors having a first length substantially equal to the distance spanning one of said logic function circuits, second ones of said interconnect conductors having a second length substantially equal to the distance spanning two of adjacent ones of said logic function circuits.
Claim 21
Dependent Claim
151 words
An interconnect architecture for use in a user-programmable integrated circuit disposed on a semiconductor substrate, said integrated circuit including a plurality of logic function circuits placed in an array on said semiconductor substrate, said array arranged as a plurality of rows and columns of said logic function circuits, each of said logic function circuits including at least one input and at least one output, said interconnect architecture including a plurality of interconnect conductors associated with at least one of said rows or said columns of said array, said interconnect conductors running substantially parallel to one another and electrically isolated from said logic function circuits, first ones of said interconnect conductors having a first length substantially equal to the distance spanning one of said logic function circuits, second ones of said interconnect conductors having a second length substantially equal to the distance spanning two of adjacent ones of said logic function circuits.
Claim 22
Dependent Claim
41 words
The interconnect architecture of claim 17, further including third ones of said interconnect conductors having a length substantially equal to the distance spanning n adjacent ones of said logic function circuits, where n is a number other than one and two.
Claim 23
Dependent Claim
20 words
The interconnect architecture of claim 17 wherein user-programmable interconnect elements are connected between at least some of said interconnect conductors.
Claim 24
Dependent Claim
19 words
The interconnect architecture of claim 17 wherein at least one pair of interconnect conductors are offset from one another.
Claim 25
Dependent Claim
37 words
The interconnect architecture of claim 17 wherein at least some of said interconnect conductors are connected to said at least one input and said at least one output of said logic function circuits by user-programmable interconnect elements.
Claim 26
Dependent Claim
20 words
The interconnect architecture of claim 18 wherein user-programmable interconnect elements are connected between at least some of said interconnect conductors.
Claim 27
Dependent Claim
19 words
The interconnect architecture of claim 18 wherein at least one pair of interconnect conductors are offset from one another.
Claim 28
Dependent Claim
37 words
The interconnect architecture of claim 18 wherein at least some of said interconnect conductors are connected to said at least one input and said at least one output of said logic function circuits by user-programmable interconnect elements.
Claim 29
Dependent Claim
31 words
The interconnect architecture of claim 17 further including a plurality of input/output ports and means for programmably connecting each of said input/output ports to at least one of said interconnect conductors.
Claim 30
Dependent Claim
162 words
A user-programmable circuit comprising: a plurality of logic elements having inputs and outputs; a plurality of input/output ports; a group of interconnect conductors distributed among said plurality of logic function circuits, first ones of said interconnect conductors having a length substantially equal to the distance spanning one of said logic function circuits, second ones of said interconnect conductors having a length substantially equal to the distance spanning two of said logic function circuits, third ones of said interconnect conductors having a length substantially equal to the distance spanning n ones of said logic function circuits, where n is an integer other than one and two; means for programmably connecting each of said inputs and outputs of said logic function circuits to at least one of said interconnect conductors; means for programmably connecting each of said interconnect conductors to at least one other interconnect conductor; and means for programmably connecting each of said input/output ports to at least one of said interconnect conductors.
Claim 31
Dependent Claim
162 words
A user-programmable circuit comprising: a plurality of logic elements having inputs and outputs; a plurality of input/output ports; a group of interconnect conductors distributed among said plurality of logic function circuits, first ones of said interconnect conductors having a length substantially equal to the distance spanning one of said logic function circuits, second ones of said interconnect conductors having a length substantially equal to the distance spanning two of said logic function circuits, third ones of said interconnect conductors having a length substantially equal to the distance spanning n ones of said logic function circuits, where n is an integer other than one and two; means for programmably connecting each of said inputs and outputs of said logic function circuits to at least one of said interconnect conductors; means for programmably connecting each of said interconnect conductors to at least one other interconnect conductor; and means for programmably connecting each of said input/output ports to at least one of said interconnect conductors.
References Cited (Backward Citations)
US3816725A
Cited
US3818452A
Cited
US3849638A
Cited
US3987287A
Cited
US4293783A
Cited
JPS57111044A
Cited
US4433331A
Cited
US4870302A
Cited
US4642487A
Cited
US4713557A
Cited
US4706216A
Cited
US4758985A
Cited
US4772811A
Cited
US5019736A
Cited
US5003200A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-12-15 | 1996-06-15 | 1996-12-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-12-15 | 2000-06-15 | 2000-12-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-12-15 | 2004-06-15 | 2004-12-15 | $7700.00 | Window Closed / Lapsed |