Substrate bias generator for semiconductor devices

Claim 1

A substrate bias generator for generating a predetermined substrate bias voltage as required for a semiconductor device comprising, a substrate level detector for detecting a voltage level of a substrate, an oscillator for generating signals of a certain predetermined frequency responsive to results of detection by said substrate level detector, a pumping circuit operated by said signals from said oscillator for supplying a substrate bias voltage through a rectifying pMOS transistor formed in an n-well maintained at a negative voltage during operation of the pumping circuit, wherein said pumping circuit comprises a charge pumping circuit for maintaining the n-well at a negative voltage level during operation of the pumping circuit, said pumping circuit comprises first and second pMOS transistors which have sources, drains and channels thereof connected together to form one terminal and gates thereof forming a second terminal so as to form capacitors, an output of said oscillator connected to said second terminals of said first and second transistors, third and fourth pMOS transistors formed as rectifiers having gates connected to drains thereof and, respectively, to said second terminals of said first and second transistors, and said third and fourth transistors formed in a n-well and sources of said third and fourth transistors connected together and an output removed from the sources of said third and fourth transistors wherein a MOS transistor provides a capacitance between the charge pumping circuit and an input of said signals from said oscillator.