Patent US4797801A successfully refreshed from Google Patents.
Patent US5165028A successfully refreshed from Google Patents.
US5165028A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Cache memory having pseudo virtual addressing
Assignee: Bull HN Information Systems Italia SpA
•
Filing: 1989-03-07
•
Granted: 1992-11-17
•
Expires: 2009-03-07
Abstract
Abstract Cache memory having pseudo virtual addressing, in which the addressing is performed by using the "offset" field of a current address and a physical address field of an address previously used and stored in a first register, and where, for each logical current address a comparison is made between the logical page addresses of the current address and that of the last used physical address which is stored in a second register. Along with the requested information the cache memory outputs, if available, the effective physical page address of the information, which is compared with the physical page address used for addressing and stored in the first register. In this way, the addressing is performed by physical addresses but without need to wait for translation of a virtual/logical address into a physical address.
Inventors
- 👤 Ferruccio Zulian
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 13:30
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G06F12/1045; G06F12/1054
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
196 words
Cache memory having pseudo-virtual addressing and comprising: a first and a second register to respectively store a virtual/logical page address and a corresponding physical page address of current information previously read out from said cache, a fast memory addressed by an "offset" field of a logical address of a currently requested information, and by a portion of the physical page address stored in said second register, said fast memory outputting, if present in said cache, said currently requested information and a portion of the corresponding effective physical page address of said current information, said portion being the one which is not used for addressing said fast memory, comparison means for comparing the logical page address of said current information with the logical page address stored in said first register and for comparing the portion of physical page address output from said fast memory with a corresponding portion of the physical page address stored in said second register, said comparison means outputting a validation (HIT) signal of the current information read out from said fast memory when a comparison match is detected and a signal (MISS) for activation of a working memory when a mismatch is detected.
Claim 2
Dependent Claim
196 words
Cache memory having pseudo-virtual addressing and comprising: a first and a second register to respectively store a virtual/logical page address and a corresponding physical page address of current information previously read out from said cache, a fast memory addressed by an "offset" field of a logical address of a currently requested information, and by a portion of the physical page address stored in said second register, said fast memory outputting, if present in said cache, said currently requested information and a portion of the corresponding effective physical page address of said current information, said portion being the one which is not used for addressing said fast memory, comparison means for comparing the logical page address of said current information with the logical page address stored in said first register and for comparing the portion of physical page address output from said fast memory with a corresponding portion of the physical page address stored in said second register, said comparison means outputting a validation (HIT) signal of the current information read out from said fast memory when a comparison match is detected and a signal (MISS) for activation of a working memory when a mismatch is detected.
Claim 3
Dependent Claim
73 words
Cache memory as claimed in claim 1, comprising logical means for loading, in case of detected mismatch, said first and second register with the virtual/logical page address and the corresponding physical page address of a current information read out from said working memory respectively, and for loading said fast memory with said current information and with the portion of the related physical page address which is not used for addressing said fast memory.
Claim 4
Dependent Claim
73 words
Cache memory as claimed in claim 2 wherein at least said first register has an additional cell loaded with an information bit set at a first one of two logic levels, and said comparison means compares said information bit with a signal permanently held at said first logic level, at least said additional cell of said first register being reset to the second of said two logic levels by a context change command.
Claim 5
Dependent Claim
89 words
Cache memory as claimed in claim 1, comprising three sets of first and second registers, of fast memories and of comparison means, each set being dedicated to the handling of a specific information category, distinguished as instruction, global data and stack data, said cache memory comprising further decoding means receiving a function code and at least one of the most significant bits of a logical page address, for generating, depending on said received function code and most significant bit, selection signals for the selection of one among said sets.
References Cited (Backward Citations)
US4386402A
Cited
US4400774A
Cited
US4550368A
Cited
US4884197A
Cited
US4737909A
Cited
US4803621A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-17 | 1996-05-18 | 1996-11-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-17 | 2000-05-18 | 2000-11-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-17 | 2004-05-18 | 2004-11-17 | $7700.00 | Window Closed / Lapsed |