Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
173 words
A sampling frequency conversion apparatus for converting an input data string based on an input sampling pulse into a data string based on an output sampling pulse having a frequency different from a frequency of the input sampling pulse, and outputting the converted data string, comprising: an interpolation sampling pulse generation circuit for reproducing the input sampling pulse from the input data string, and generating interpolation sampling pulses having a frequency corresponding to an integral multiple of the frequency of the input sampling pulse; a data interpolation circuit for fetching the input data string, and generating an interpolated data string based on the interpolation sampling pulses; a timing selection circuit for selecting one of a plurality of timings of the interpolation sampling pulses before or after an input timing of the output sampling pulse; a data selection circuit for selecting an output data, corresponding to the timing selected by said timing selection circuit, from the interpolated data string; and selection control means for randomly changing a selection reference of said timing selection circuit.
Claim 2
Dependent Claim
173 words
A sampling frequency conversion apparatus for converting an input data string based on an input sampling pulse into a data string based on an output sampling pulse having a frequency different from a frequency of the input sampling pulse, and outputting the converted data string, comprising: an interpolation sampling pulse generation circuit for reproducing the input sampling pulse from the input data string, and generating interpolation sampling pulses having a frequency corresponding to an integral multiple of the frequency of the input sampling pulse; a data interpolation circuit for fetching the input data string, and generating an interpolated data string based on the interpolation sampling pulses; a timing selection circuit for selecting one of a plurality of timings of the interpolation sampling pulses before or after an input timing of the output sampling pulse; a data selection circuit for selecting an output data, corresponding to the timing selected by said timing selection circuit, from the interpolated data string; and selection control means for randomly changing a selection reference of said timing selection circuit.
Claim 3
Dependent Claim
79 words
An apparatus according to claim 1, wherein said timing selection circuit comprises a phase modulation circuit for phase-modulating the output sampling pulse, and selects a timing of the interpolation sampling pulses closest to the input timing of the output sampling pulse phase-modulated by said phase modulation circuit; and said selection control means comprises a noise signal generation circuit for supplying a noise signal to said phase modulation circuit, and the output sampling pulse is phase-modulated by the noise signal.
Claim 4
Dependent Claim
82 words
An apparatus according to claim 1, wherein said timing selection circuit comprises a phase modulation circuit for phase-modulating the output sampling pulse, and selects a timing of the interpolation sampling pulses closest to the input timing of the output sampling pulse phase-modulated by said phase modulation circuit; and said selection control means comprises a pseudo random signal generation circuit for supplying a pseudo random signal to said phase modulation circuit, and the output sampling pulse is phase-modulated by the pseudo random signal.
Claim 5
Dependent Claim
95 words
An apparatus according to claim 1, wherein said timing selection circuit comprises reference timing setting means for setting a reference timing between the interpolation sampling pulses, and comparison means for comparing the input timing of the output sampling pulse and the reference timing, and selects one of the plurality of the interpolation sampling pulse before or after the timing of the output sampling pulse based on a comparison result of said comparison means; and said selection control means comprises timing control means for randomly changing the reference timing set by said reference timing setting means.