US5146179A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fully differential operational amplifier having frequency dependent impedance division
Assignee: Carnegie Mellon University
•
Filing: 1991-11-29
•
Granted: 1992-09-08
•
Expires: 2011-11-29
Abstract
Abstract A fully differential operational amplifier includes first and second frequency dependent impedance dividers, preferably frequency dependent current dividers, each of which has an input, a noninverting output and an inverting output. A respective input is coupled to a differential input signal. The noninverting output of the first frequency dependent impedance divider is electrically coupled to the inverting output of the second frequency dependent impedance divider, and the noninverting output of the second impedance divider is electrically coupled to the inverting output of the first divider. A current feedback buffer electrically couples the noninverting output of a respective frequency dependent impedance divider to its associated input. The cross coupling and current feedback buffers provide positive feedback action which merges the inverting and noninverting differential signals as a function of frequency. The frequency dependent impedance dividers preferably deliver substantially all of the current at the input thereof to the associated inverted output at relatively low frequencies (DC) and split the current at the input between the associated inverting and noninverting outputs at relatively high frequencies. Each frequency dependent current divider may be implemented by a pair of cascode transistors one of which is loaded by a cascoded current mirror. High DC gain coupled with high and symmetric slew rate and high common mode rejection is thereby provided.
Inventors
- 👤 L. Richard Carley
- 👤 Katsufumi Nakamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 09:00
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/30; H03F3/3001; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/45183; H03F3/45192; H03F2203/00; H03F2203/45; H03F2203/45028; H03F2203/45182; H03F2203/45278
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
209 words
A fully differential operational amplifier comprising: an input differential stage having first and second differential input stage terminals for receiving a pair of differential input signals, and first and second differential stage outputs; first and second frequency dependent impedance dividing means, each having an input, a noninverting output and an inverting output; the input of said first frequency dependent impedance dividing means being electrically connected to said first differential stage output, and the input of said second frequency dependent impedance dividing means being electrically connected to said second differential stage output; and the noninverting output of said first frequency dependent impedance dividing means being electrically connected to the inverting output of said second frequency dependent impedance dividing means, and the inverting output of said first frequency dependent impedance dividing means being electrically connected to the noninverting output of said second frequency dependent impedance dividing means; and first and second differential output terminals, said first differential output terminal being electrically connected to the noninverting output of said second frequency dependent impedance dividing means, and said second differential output terminal being electrically connected to the noninverting output of said first frequency dependent impedance dividing means; whereby a fully differential output signal is obtained at said first and second differential output terminals.
Claim 2
Dependent Claim
209 words
A fully differential operational amplifier comprising: an input differential stage having first and second differential input stage terminals for receiving a pair of differential input signals, and first and second differential stage outputs; first and second frequency dependent impedance dividing means, each having an input, a noninverting output and an inverting output; the input of said first frequency dependent impedance dividing means being electrically connected to said first differential stage output, and the input of said second frequency dependent impedance dividing means being electrically connected to said second differential stage output; and the noninverting output of said first frequency dependent impedance dividing means being electrically connected to the inverting output of said second frequency dependent impedance dividing means, and the inverting output of said first frequency dependent impedance dividing means being electrically connected to the noninverting output of said second frequency dependent impedance dividing means; and first and second differential output terminals, said first differential output terminal being electrically connected to the noninverting output of said second frequency dependent impedance dividing means, and said second differential output terminal being electrically connected to the noninverting output of said first frequency dependent impedance dividing means; whereby a fully differential output signal is obtained at said first and second differential output terminals.
Claim 3
Dependent Claim
46 words
The fully differential amplifier of claim 1 wherein said input differential stage comprises a transconductance amplifier, for converting a differential input voltage between said first and second differential input stage terminals into first and second differential input currents at said first and second differential stage outputs.
Claim 4
Dependent Claim
72 words
The fully differential amplifier of claim 2 wherein said transconductance amplifier comprises a pair of field effect transistors of first conductivity type, a respective controlling electrode of which comprises a respective one of said first and second differential input stage terminals, the first controlled electrodes of which are connected to a source of bias current, and the respective second controlled electrodes of which produce said respective first and second differential input currents.
Claim 5
Dependent Claim
26 words
The fully differential amplifier of claim 1 wherein said first and second frequency dependent impedance dividing means comprise first and second frequency dependant current dividing means.
Claim 6
Dependent Claim
64 words
The fully differential amplifier of claim 4 wherein said first and second frequency dependent current dividing means deliver substantially all of the current at said frequency dependent current dividing means input to the associated inverting output at relatively low frequencies, and split the current at said frequency dependent current dividing means input between the associated noninverting output and inverting output at relatively high frequencies.
Claim 7
Dependent Claim
37 words
The fully differential amplifier of claim 4 wherein each of said frequency dependent current dividing means includes first and second cascode transistors, each of which is coupled to the input of said frequency dependent current dividing means.
Claim 8
Dependent Claim
29 words
The fully differential amplifier of claim 6 wherein each of said frequency dependent current dividers further comprises a cascoded current mirror, for loading said first and second cascode transistors.
Claim 9
Dependent Claim
61 words
The fully differential amplifier of claim 1 further comprising first and second current feedback buffers, said first current feedback buffer electrically coupling said first differential output terminal to the input of said second frequency dependent impedance dividing means, and said second current feedback buffer coupling said second differential output terminal to the input of said first frequency dependent impedance dividing means.
Claim 10
Dependent Claim
276 words
A fully differential Field Effect Transistor (FET) operational amplifier comprising: first and second differential input terminals and first and second differential output terminals; first and second FETs (M1,M2) of first conductivity type, the sources of said first and second FETs being electrically connected together, the gate of said first FET being electrically connected to said first differential input terminal and the gate of said second FET being electrically connected to said second differential input terminal; third and fourth FETs (M5, M6) of second conductivity type the source of said third FET being electrically connected to the drain of said first FET and the drain of said third FET being electrically connected to said second output terminal, the source of said fourth FET being electrically connected to the drain of said second FET and the drain of said fourth FET being electrically connected to said first output terminal; fifth and sixth FETs (M7,M8) of said second conductivity type, the source of said fifth FET being electrically connected to the drain of said second FET and the source of said sixth FET being electrically connected to the drain of said first FET; and first and second cascoded current mirrors, each having an input and an output, the input of said first cascoded current mirror being electrically connected to the drain of said fifth FET, and the output of said first cascoded current mirror being connected to the drain of said third FET; the input of said second cascoded current mirror being electrically connected to the drain of said sixth FET, and the output of said second cascoded current mirror being connected to the drain of said fourth FET.
Claim 11
Dependent Claim
276 words
A fully differential Field Effect Transistor (FET) operational amplifier comprising: first and second differential input terminals and first and second differential output terminals; first and second FETs (M1,M2) of first conductivity type, the sources of said first and second FETs being electrically connected together, the gate of said first FET being electrically connected to said first differential input terminal and the gate of said second FET being electrically connected to said second differential input terminal; third and fourth FETs (M5, M6) of second conductivity type the source of said third FET being electrically connected to the drain of said first FET and the drain of said third FET being electrically connected to said second output terminal, the source of said fourth FET being electrically connected to the drain of said second FET and the drain of said fourth FET being electrically connected to said first output terminal; fifth and sixth FETs (M7,M8) of said second conductivity type, the source of said fifth FET being electrically connected to the drain of said second FET and the source of said sixth FET being electrically connected to the drain of said first FET; and first and second cascoded current mirrors, each having an input and an output, the input of said first cascoded current mirror being electrically connected to the drain of said fifth FET, and the output of said first cascoded current mirror being connected to the drain of said third FET; the input of said second cascoded current mirror being electrically connected to the drain of said sixth FET, and the output of said second cascoded current mirror being connected to the drain of said fourth FET.
Claim 12
Dependent Claim
152 words
The fully differential amplifier of claim 9 wherein said first cascoded current mirror comprises seventh, eighth, ninth and tenth FETs (M11,M15,M9,M13) of said first conductivity type, the drain of said seventh FET being electrically connected to the drain of said fifth FET, the source of said seventh FET being electrically connected to the drain of said eighth FET, the source of said eighth FET being electrically connected to the source of said tenth FET, the drain of said tenth FET being electrically connected to the source of said ninth FET, and the drain of said ninth FET being electrically connected to said second output terminal, the gate of said seventh FET being electrically connected to the gate of said ninth FET and the drain of said seventh FET, and the gate of said eighth FET being electrically connected to the gate of said tenth FET and the drain of said eighth FET.
Claim 13
Dependent Claim
151 words
The fully differential amplifier of claim 10 wherein said second cascoded current mirror comprises eleventh, twelfth, thirteenth and fourteenth FETs (M12,M16,M10,M14) of said first conductivity type, the drain of said eleventh FET being electrically connected to the drain of said sixth FET, the source of said eleventh FET being connected to the drain of said twelfth FET, the source of said twelfth FET being electrically connected to the source of said fourteenth FET, the drain of said fourteenth FET being electrically connected to the source of said thirteenth FET, and the drain of said thirteenth FET being electrically connected to said first output terminal, the gate of said eleventh FET being electrically connected to the gate of said thirteenth FET and the drain of said eleventh FET, and the gate of said twelfth FET being electrically connected to the gate of said fourteenth FET and the drain of said twelfth FET.
Claim 14
Dependent Claim
30 words
The fully differential amplifier of claim 9 further comprising first current source means (M17, M18), electrically connected to the sources of said first and second FETs, for supplying current thereto.
Claim 15
Dependent Claim
32 words
The fully differential amplifier of claim 9 further comprising second and third current source means (M3,M4), electrically connected to the sources of said third and fourth FETs respectively, for supplying current thereto.
Claim 16
Dependent Claim
38 words
The fully differential amplifier of claim 9 further comprising a first capacitor electrically connected between the source and drain of said third FET, and a second capacitor electrically connected between the source and drain of said fourth FET.
Claim 17
Dependent Claim
282 words
A fully differential Field Effect Transistor (FET) operational amplifier comprising: first and second differential input terminals and first and second differential output terminals; first and second FETs (M1,M2) of first conductivity type, the sources of said first and second FETs being electrically connected together, the gate of said first FET being electrically connected to said first differential input terminal and the gate of said second FET being electrically connected to said second differential input terminal; third and fourth FETs (M5, M6) of second conductivity type the source of said third FET being electrically connected to the drain of said first FET and the drain of said third FET being electrically connected to said second output terminal, the source of said fourth FET being electrically connected to the drain of said second FET and the drain of said fourth FET being electrically connected to said first output terminal; fifth and sixth FETs (M7,M8) of said second conductivity type, the source of said fifth FET being electrically connected to the drain of said second FET and the source of said sixth FET being electrically connected to the drain of said first FET; first and second cascode FETs (M9,M10) of said first conductivity type said first cascode FET being electrically connected to the drain of said third FET, and said second cascode FET being electrically connected to the drain of said fourth FET, for loading said third and fourth FETs; and first and second diode-connected FETs (M11, M12) of said first conductivity type, said first diode-connected FET being electrically connected to the drain of said fifth FET, and said second diode-connected FET being connected to said sixth FET, for loading said fifth and sixth FETs.
Claim 18
Dependent Claim
282 words
A fully differential Field Effect Transistor (FET) operational amplifier comprising: first and second differential input terminals and first and second differential output terminals; first and second FETs (M1,M2) of first conductivity type, the sources of said first and second FETs being electrically connected together, the gate of said first FET being electrically connected to said first differential input terminal and the gate of said second FET being electrically connected to said second differential input terminal; third and fourth FETs (M5, M6) of second conductivity type the source of said third FET being electrically connected to the drain of said first FET and the drain of said third FET being electrically connected to said second output terminal, the source of said fourth FET being electrically connected to the drain of said second FET and the drain of said fourth FET being electrically connected to said first output terminal; fifth and sixth FETs (M7,M8) of said second conductivity type, the source of said fifth FET being electrically connected to the drain of said second FET and the source of said sixth FET being electrically connected to the drain of said first FET; first and second cascode FETs (M9,M10) of said first conductivity type said first cascode FET being electrically connected to the drain of said third FET, and said second cascode FET being electrically connected to the drain of said fourth FET, for loading said third and fourth FETs; and first and second diode-connected FETs (M11, M12) of said first conductivity type, said first diode-connected FET being electrically connected to the drain of said fifth FET, and said second diode-connected FET being connected to said sixth FET, for loading said fifth and sixth FETs.
Claim 19
Dependent Claim
86 words
The fully differential amplifier of claim 15 further comprising: third and fourth cascode FETs (M13,M14) of said first conductivity type, a respective one of which is electrically connected to a respective one of said first and second cascode FETs, for further loading said third and fourth FETs; and third and fourth diode-connected FETs (M15,M16) of said first conductivity type, a respective one of which is electrically connected to a respective one of said first and second diode-connected FETs, for further loading said fifth and sixth FETs.
Claim 20
Dependent Claim
30 words
The fully differential amplifier of claim 15 further comprising first current source means (M17, M18), electrically connected to the sources of said first and second FETs, for supplying current thereto.
Claim 21
Dependent Claim
32 words
The fully differential amplifier of claim 15 further comprising second and third current source means (M3,M4), electrically connected to the sources of said third and fourth FETs respectively, for supplying current thereto.
Claim 22
Dependent Claim
38 words
The fully differential amplifier of claim 15 further comprising a first capacitor electrically connected between the source and drain of said third FET, and a second capacitor electrically connected between the source and drain of said fourth FET.
Claim 23
Dependent Claim
122 words
An amplifier comprising: a transconductance amplifier having an input and an output, for receiving an input voltage at the input thereof and for converting said input voltage to an input current at the output thereof; frequency dependent current dividing means having an input, a noninverting output and an inverting output, the output of said transconductance amplifier being electrically connected to the input of said frequency dependent current dividing means, the noninverting output forming an amplifier output terminal, and the inverting output being connected to a reference voltage; and current feedback buffer means, the input of which is electrically connected to said amplifier output terminal, and the output of which is electrically connected to said input of said frequency dependent current dividing means.
Claim 24
Dependent Claim
122 words
An amplifier comprising: a transconductance amplifier having an input and an output, for receiving an input voltage at the input thereof and for converting said input voltage to an input current at the output thereof; frequency dependent current dividing means having an input, a noninverting output and an inverting output, the output of said transconductance amplifier being electrically connected to the input of said frequency dependent current dividing means, the noninverting output forming an amplifier output terminal, and the inverting output being connected to a reference voltage; and current feedback buffer means, the input of which is electrically connected to said amplifier output terminal, and the output of which is electrically connected to said input of said frequency dependent current dividing means.
Claim 25
Dependent Claim
50 words
The amplifier of claim 20 wherein said frequency dependent current dividing means delivers substantially all of the current at the input thereof to the noninverting output thereof at relatively low frequencies, and splits the current at the input thereof between the inverting and noninverting input thereof at relatively high frequencies.
References Cited (Backward Citations)
US4749956A
Cited
US4656437A
Cited
US4658219A
Cited
US4667165A
Cited
US4668919A
Cited
US4820998A
Cited
US4797631A
Cited
US4963834A
Cited
US4965468A
Cited
US4933644A
Cited
US4958133A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-09-08 | 1996-03-09 | 1996-09-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-09-08 | 2000-03-09 | 2000-09-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-09-08 | 2004-03-09 | 2004-09-08 | $7700.00 | Window Closed / Lapsed |