§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4658219A Expired / Lapsed US ⏱️ 0.0 years remaining

Folded cascode field-effect transistor amplifier with increased gain

Assignee: Nokia Bell Labs
•
Filing: 1985-12-27
•
Granted: 1987-04-14
•
Expires: 2005-12-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A fully differential CMOS operational amplifier (10) of the folded cascode type has a differential input network (12) and a transimpedance stage (14). The transimpedance output stage (14) is made up of two similar negative and positive signal branches (32,34) connected in parallel with each other between supply voltage nodes (V+,V-). Each signal branch includes a P-channel current source transistor (48,60), a cascode transistor (50,62), an N-channel a pull-down transistor (40,52), and an N-channel current source transistor (42,54), all connected in tandem, respectively, between a positive supply voltage node and the drain of a feedback transistor (44,56), which has its source connected to a negative supply voltage node. The drains of the feedback transistors of the two branches are joined. A second cascode transistor (64,66) has its source connected to the source of the first cascode transistor (50,62) and its drain connected to the source of the pull-down transistor (40,52) to increase the output impedance at the drain of the first cascode transistor without affecting the signal current-carrying capability of the signal branches (32,34) by permitting the cascode transistors and the pull-down transistors connected to the output nodes to have a reduced width-to-length ratio.

Inventors

  • 👤 Veikko R. Saari

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 09:31
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/45183; H03F3/45192

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 227 words
A fully double-ended complementary field-effect transistor amplifier circuit of the type including a differential input network and a folded cascode transimpedance stage, the transimpendance stage having first and second signal output branches, each comprising: a current source transistor having its control electrode connected to a first reference voltage node and a cascode transistor having its control electrode connected to a second reference voltage node, both transistors having a conduction channel of a first conductivity type connected in tandem, respectively, between a first polarity supply voltage node and a signal output node; a pull-down transistor having its control electrode connected to a third reference voltage node and a bias current transistor having its control electrode connected to a fourth reference voltage node, both having conduction channels of a second conductivity type connected in tandem, respectively, between the signal output node and the drain of a feedback transistor which has its source connected to a second polarity supply voltage node and its gate connected to the output node, WHEREIN THE IMPROVEMENT COMPRISES: a second cascode transistor in each of said branches, said second transistor also having a conduction channel of the first conductivity type, its source being connected to the source of the first cascode transistor, its drain being connected to the source of the pull-down transistor, and its control electrode being connected to the second reference voltage node.
Claim 2
Dependent Claim 227 words
A fully double-ended complementary field-effect transistor amplifier circuit of the type including a differential input network and a folded cascode transimpedance stage, the transimpendance stage having first and second signal output branches, each comprising: a current source transistor having its control electrode connected to a first reference voltage node and a cascode transistor having its control electrode connected to a second reference voltage node, both transistors having a conduction channel of a first conductivity type connected in tandem, respectively, between a first polarity supply voltage node and a signal output node; a pull-down transistor having its control electrode connected to a third reference voltage node and a bias current transistor having its control electrode connected to a fourth reference voltage node, both having conduction channels of a second conductivity type connected in tandem, respectively, between the signal output node and the drain of a feedback transistor which has its source connected to a second polarity supply voltage node and its gate connected to the output node, WHEREIN THE IMPROVEMENT COMPRISES: a second cascode transistor in each of said branches, said second transistor also having a conduction channel of the first conductivity type, its source being connected to the source of the first cascode transistor, its drain being connected to the source of the pull-down transistor, and its control electrode being connected to the second reference voltage node.
Claim 3
Dependent Claim 18 words
The circuit defined in claim 1 wherein the first and second cascode transistors have the same device geometries.
Claim 4
Dependent Claim 46 words
The circuit defined in claim 2 wherein the input network comprises a current source which is connected at one side to the source of first and second input transistors and at the other side to the drains of the feedback tansistors of the output signal branches.

References Cited (Backward Citations)

US4284958A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-04-13 1990-10-13 1991-04-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-04-13 1994-10-13 1995-04-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-04-13 1998-10-13 1999-04-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag