Patent US818164A successfully refreshed from Google Patents.
Patent US5121015A successfully refreshed from Google Patents.
US5121015A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage controlled delay element
Assignee: Zenith Electronics LLC
•
Filing: 1990-11-14
•
Granted: 1992-06-09
•
Expires: 2010-11-14
Abstract
Abstract A BICMOS voltage controllable delay element has an input terminal that is supplied with an input voltage from a pair of BICMOS transmission gates. The input voltage is either a control voltage or a reference voltage as determined by the state of an input signal. A first BICMOS inverter is switched by the input voltage and the charge and discharge of a timing capacitor is controlled by the magnitude of the control voltage and the reference voltage. A second BICMOS inverter responds to the timing capacitor voltage for developing an output signal voltage that is phase delayed with respect to the input signal voltage. A precision delay element using a PLL circuit is shown as are a frequency multiplier arrangement and a pulse width measuring arrangement.
Inventors
- 👤 Duc Ngo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 05:06
CPC Classifications
H; H03; H03K; H03K4/00; H03K4/94; H03K5/00; H03K5/13; H03K5/133; H03K2005/00013; H03K2005/00078; H03K2005/00097; H03K2005/00104; H03K2005/0015; H03K2005/00189
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
110 words
A controllable delay element comprising: first and second switching means, each of said first switching means and said second switching means including a pair of gate controlled CMOS switches; a capacitor coupled between said first and said second switching means; means for applying an input voltage to said first switching means; said second switching means responsive to said time constant means developing an output voltage delayed in phase from said input voltage; means developing a gate control voltage; and a pair of CMOS transmission gates, said CMOS transmission gates being supplied with an input signal and with said gate control voltage and having an output that develops said input voltage.
Claim 2
Dependent Claim
110 words
A controllable delay element comprising: first and second switching means, each of said first switching means and said second switching means including a pair of gate controlled CMOS switches; a capacitor coupled between said first and said second switching means; means for applying an input voltage to said first switching means; said second switching means responsive to said time constant means developing an output voltage delayed in phase from said input voltage; means developing a gate control voltage; and a pair of CMOS transmission gates, said CMOS transmission gates being supplied with an input signal and with said gate control voltage and having an output that develops said input voltage.
Claim 3
Dependent Claim
20 words
The element of claim 1 wherein said first and said second switching means and said transmission gates include BICMOS inverters.
Claim 4
Dependent Claim
97 words
A voltage controllable delay element comprising: first and second BICMOS inverters; a capacitor delay element coupled between said first and said second inverters; means for applying an input voltage to said first inverter for enabling current flow in said capacitor delay element, said first inverter controlling the rate of said current flow in said capacitor delay element as a function of the magnitude of said input voltage; said second inverter, responsive to the voltage on said capacitor delay element, developing an output voltage delayed in phase from said input voltage; and means for controlling said input voltage.
Claim 5
Dependent Claim
97 words
A voltage controllable delay element comprising: first and second BICMOS inverters; a capacitor delay element coupled between said first and said second inverters; means for applying an input voltage to said first inverter for enabling current flow in said capacitor delay element, said first inverter controlling the rate of said current flow in said capacitor delay element as a function of the magnitude of said input voltage; said second inverter, responsive to the voltage on said capacitor delay element, developing an output voltage delayed in phase from said input voltage; and means for controlling said input voltage.
Claim 6
Dependent Claim
34 words
The element of claim 3 wherein said controlling means includes a pair of BICMOS transmission gates supplied with an input signal and a control signal and providing said input voltage for said first inverter.
Claim 7
Dependent Claim
97 words
A BICMOS controllable delay element comprising: first and second BICMOS inverters having respective input and output terminals, with the output terminal of said first inverter being connected to the input terminal of said second inverter; first and second BICMOS transmission gates for selectively coupling a reference voltage and a control voltage to said input terminal of said first inverter in response to an input signal; and a capacitor coupled to said output terminal of said first inverter for producing an output signal delayed in phase from said input signal at said output terminal of said second inverter.
Claim 8
Dependent Claim
97 words
A BICMOS controllable delay element comprising: first and second BICMOS inverters having respective input and output terminals, with the output terminal of said first inverter being connected to the input terminal of said second inverter; first and second BICMOS transmission gates for selectively coupling a reference voltage and a control voltage to said input terminal of said first inverter in response to an input signal; and a capacitor coupled to said output terminal of said first inverter for producing an output signal delayed in phase from said input signal at said output terminal of said second inverter.
References Cited (Backward Citations)
US4591745A
Cited
US4894791A
Cited
US4746822A
Cited
US4797579A
Cited
US4812679A
Cited
JPH0286209A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-09 | 1995-12-09 | 1996-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-09 | 1999-12-09 | 2000-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-09 | 2003-12-09 | 2004-06-09 | $7700.00 | Window Closed / Lapsed |