US5107142A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for minimizing the reverse bias breakdown of emitter base junction of an output transistor in a tristate bicmos driver circuit
Assignee: Sun Microsystems Inc
•
Filing: 1990-10-29
•
Granted: 1992-04-21
•
Expires: 2010-10-29
Abstract
Abstract A tristate driver circuit including a first output transistor for furnishing a first output voltage at an output terminal in the on condition, the first transistor being susceptible to disablement or degraded operation from back biasing in the presence of voltages above a particular level at the output terminal in the off condition, a second output transistor for furnishing a second output voltage at the output terminal in the on condition, apparatus for biasing the first and second transistors to allow operation thereof in the presence of enable signals and to disable operation in the absence of enable signals, and apparatus for eliminating back biasing of the first transistor in the absence of enable signals.
Inventors
- 👤 Achyutram Bhamidipaty
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 07:26
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448; H03K17/00; H03K17/08; H03K17/081; H03K17/08112; H03K19/09425; H03K19/09429
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
115 words
A tristate driver circuit comprising a first output transistor for furnishing a first output voltage at an output terminal in the on condition, the first transistor being susceptible to disablement or degraded operation from back biasing in the presence of voltages above a particular level at the output terminal in the off condition, a second output transistor for furnishing a second output voltage at the output terminal in the on condition, means for biasing the first and second transistors to allow operation thereof in the presence of enable signals and to disable operation in the absence of enable signals, and means for eliminating back biasing of the first transistor in the absence of enable signals.
Claim 2
Dependent Claim
115 words
A tristate driver circuit comprising a first output transistor for furnishing a first output voltage at an output terminal in the on condition, the first transistor being susceptible to disablement or degraded operation from back biasing in the presence of voltages above a particular level at the output terminal in the off condition, a second output transistor for furnishing a second output voltage at the output terminal in the on condition, means for biasing the first and second transistors to allow operation thereof in the presence of enable signals and to disable operation in the absence of enable signals, and means for eliminating back biasing of the first transistor in the absence of enable signals.
Claim 3
Dependent Claim
64 words
A tristate driver circuit as claimed in claim 1 in which the means for eliminating back biasing of the first transistor in the absence of enable signals comprises a pair of field effect transistors connected in parallel between the terminals of the first transistor subject to back biasing, the pair of field effect transistors being rendered conductive by the absence of an enable condition.
Claim 4
Dependent Claim
35 words
A tristate driver circuit as claimed in claim 2 in which the pair of field effect transistors are connected in parallel between the base and emitter terminals of the first transistor subject to back biasing.
Claim 5
Dependent Claim
59 words
A tristate driver circuit as claimed in claim 3 in which the pair of field effect transistors are devices of opposite polarity, and in which a gate terminal of one of the field effect transistors receives the enable input signal and a gate terminal of the other one of the field effect transistors receives the inverse enable input signal.
Claim 6
Dependent Claim
35 words
A tristate driver circuit as claimed in claim 2 in further comprising a second pair of field effect transistors connected in parallel between the source of data and the base terminal of the first transistor.
Claim 7
Dependent Claim
68 words
A tristate driver circuit as claimed in claim 5 in which the second pair of field effect transistors are devices of opposite polarity, and in which a gate terminal of one of the field effect transistors of the second pair receives the enable input signal and a gate terminal of the other one of the field effect transistors of the second pair receives the inverse enable input signal.
References Cited (Backward Citations)
US4791320A
Cited
US4649294A
Cited
US4703203A
Cited
US4746817A
Cited
US4804868A
Cited
US4804869A
Cited
US5006732A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-04-21 | 1995-10-21 | 1996-04-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-04-21 | 1999-10-21 | 2000-04-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-04-21 | 2003-10-21 | 2004-04-21 | $7700.00 | Window Closed / Lapsed |