Synchronous RST flip-flop circuits flowing small leakage current

Claim 2

An RST flip-flop circuit including a first sub-circuit receiving a set signal and a synchronizing signal and generating an inverted output signal and a second subcircuit receiving a reset signal and said synchronizing signal and generating an output signal, said inverted output signal and said output signal are respectively applied to said second and first sub-circuit to perform a bi-stable operation, each of said first and second sub-circuits comprising: a first transistor, a second transistor and a third transistor consisting of a first conductivity type for receiving said set signal (or said reset signal), said synchronizing signal and said output signal (or said inverted output signal), respectively; and a fourth transistor, a fifth transistor and a sixth transistor consisting of a second conductivity type for receiving said set signal (or said reset signal), said synchronizing signal and said output signal (or said inverted output signal), respectively; said first transistor and said second transistor being connected in series between one of power supply terminals and an inverted output terminal (or an output terminal); said third transistor being connected between said one of power supply terminals and said inverted output terminal (or said output terminal); said fourth transistor and said fifth transistor being connected in parallel with their respective sources connected to the other of said power supply terminals; and said sixth transistor being inserted between said inverted output terminal (or said output terminal) and the drains of said fourth transistor and said fifth transistor.

Claim 3

An RST flip-flop circuit as claimed in claim 1, wherein said first to sixth transistors are MOS field effect transistors and said first conductivity type is an N-channel type, and said second conductivity type is a P-channel type.

Claim 4

An RST flip-flop circuit as claimed in claim 1, wherein said first to sixth transistors are MOS field effect transistors and said first conductivity MOS is a P-channel type, and said second conductivity type is an N-channel type.

Claim 5

An RST flip-flop circuit comprising a first and a second signal input terminals, a first and a second signal output terminals, a control signal terminal, a first and a second power supply terminals connected to one end and the other end, respectively, of the power supply and a first and a second composite gate circuits; said first composite gate circuit including a first MOS transistor of a first conductivity type and a second MOS transistor of a second conductivity type with their gates connected commonly to said first signal input terminal, a third MOS transistor of said first conductivity type and a fourth MOS transistor of said second conductivity type with their gates connected commonly to said second signal output terminal and a fifth MOS transistor of said first conductivity type and a sixth MOS transistor of said second conductivity type with their gates connected commonly to said control signal terminal, said first MOS transistor and said fifth MOS transistor being connected in parallel and being connected in series with said third MOS transistor between said first power supply terminal and said first signal output terminal, said second MOS transistor and said sixth MOS transistor being connected in series between said first signal output terminal and said second power supply terminal and said fourth MOS transistor being connected between said first signal output terminal and said second power supply terminal; and said second composite gate circuit including a seventh MOS transistor of said first conductivity type and an eighth MOS transistor of said second conductivity type with their gates connected commonly to said second signal input terminal, a ninth MOS transistor of said first conductivity type and a tenth MOS transistor of said second conductivity type with their gates connected commonly to said first signal output terminal and an eleventh MOS transistor of said first conductivity type and a twelfth MOS transistor of said second conductivity type with their gates connected commonly to said control signal terminal, said seventh MOS transistor and said eleventh MOS transistor being connected in parallel and being connected in series to said ninth MOS transistor between said first power supply terminal and said second signal output terminal, said eighth MOS transistor and said twelfth MOS transistor being connected in series between said second signal output terminal and said second power supply terminal and said tenth MOS transistor being connected between said second signal output terminal and said second power supply terminal.

Claim 6

An RST flip-flop circuit comprising a first and a second signal input terminals, a first and a second signal output terminals, a control signal terminal, a first and a second power supply terminals connected to one end and the other end, respectively, of the power supply and a first and a second composite gate circuits; said first composite gate circuit including a first MOS transistor of a first conductivity type and a second MOS transistor of a second conductivity type with their gates connected commonly to said first signal input terminal, a third MOS transistor of said first conductivity type and a fourth MOS transistor of said second conductivity type with their gates connected commonly to said second signal output terminal and a fifth MOS transistor of said first conductivity type and a sixth MOS transistor of said second conductivity type with their gates connected commonly to said control signal terminal, said first MOS transistor and said fifth MOS transistor being connected in parallel and being connected in series with said third MOS transistor between said first power supply terminal and said first signal output terminal, said second MOS transistor and said sixth MOS transistor being connected in series between said first signal output terminal and said second power supply terminal and said fourth MOS transistor being connected between said first signal output terminal and said second power supply terminal; and said second composite gate circuit including a seventh MOS transistor of said first conductivity type and an eighth MOS transistor of said second conductivity type with their gates connected commonly to said second signal input terminal, a ninth MOS transistor of said first conductivity type and a tenth MOS transistor of said second conductivity type with their gates connected commonly to said first signal output terminal and an eleventh MOS transistor of said first conductivity type and a twelfth MOS transistor of said second conductivity type with their gates connected commonly to said control signal terminal, said seventh MOS transistor and said eleventh MOS transistor being connected in parallel and being connected in series to said ninth MOS transistor between said first power supply terminal and said second signal output terminal, said eighth MOS transistor and said twelfth MOS transistor being connected in series between said second signal output terminal and said second power supply terminal and said tenth MOS transistor being connected between said second signal output terminal and said second power supply terminal.