Patent US5088109A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5088109A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit arrangement for the equalization of digital signals received in analog form

Assignee: Siemens AG
•
Filing: 1989-09-26
•
Granted: 1992-02-11
•
Expires: 2009-09-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An equalizer arrangement is used in a digital signal receiving system for the equalization of digital signals received in analog form and transmitted through an analog/digital converter, which have been distorted by a precursor and postcursor effects of previously transmitted or subsequent digital signals. The equalizer arrangement has a precursor equalizer followed by a postcursor equalizer connected with it. A compromise equalizer, which is connected upstream of the precursor equalizer, receives a sample value which is applied to it for each transmitted digital signal and is designed as a first-order filter with the following transmission function: ##EQU1##

Inventors

  • 👤 Heinrich Schenk

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 06:13
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/03; H04L25/03006; H04L25/03012; H04L25/03019; H04L25/03025

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 144 words
An adaptively adjustable equalizer arrangement for removing precursor and postcursor effects from a digital input signal, comprising: compromise equalizer means connected upstream of a precursor equalizer means and a postcursor equalizer means for reducing said precursor and postcursor effects from said digital signal, said compromise equalizer means having an input adapted to receive said digital signal and having a transfer function H(z)=[-A/2+Z.sup.-1 ]/[1+AZ.sup.-1 ] where A is a positive real number; Where z is variable defining the z transform, precursor equalizer means, responsive to an output of said compromise equalizer means, for removing said precursor effects from said output of said compromise equalizer means; and postcursor equalizer means, responsive to an output of said precursor equalizer means, for removing said postcursor effects from said output of said precursor equalizer means; such that the stability and convergence characteristics of the adaptively adjustable equalizer are improved.
Claim 2
Dependent Claim 144 words
An adaptively adjustable equalizer arrangement for removing precursor and postcursor effects from a digital input signal, comprising: compromise equalizer means connected upstream of a precursor equalizer means and a postcursor equalizer means for reducing said precursor and postcursor effects from said digital signal, said compromise equalizer means having an input adapted to receive said digital signal and having a transfer function H(z)=[-A/2+Z.sup.-1 ]/[1+AZ.sup.-1 ] where A is a positive real number; Where z is variable defining the z transform, precursor equalizer means, responsive to an output of said compromise equalizer means, for removing said precursor effects from said output of said compromise equalizer means; and postcursor equalizer means, responsive to an output of said precursor equalizer means, for removing said postcursor effects from said output of said precursor equalizer means; such that the stability and convergence characteristics of the adaptively adjustable equalizer are improved.
Claim 3
Dependent Claim 62 words
An adaptively adjustable equalizer arrangement according to claim 1, wherein said output of said compromise equalizer means is y.sub.n =x.sub.n-1 -Ay.sub.n-1 -1/2Ax.sub.n where n is a positive integer, y n-1 is the n-1th output of said compromise equalizer means, x n is the nth input to said compromise equalizer means and x n-1 is the n-1th input to said compromise equalizer means.
Claim 4
Dependent Claim 61 words
An adaptively adjustable equalizer arrangement according to claim 1, wherein said output of said compromise equalizer means is y.sub.n =-A(y.sub.n-1 +1/2x.sub.n)+x.sub.n-1 where n is a positive integer, y n-1 is the n-1th output of said compromise equalizer means, x n is the nth input to said compromise equalizer means and x n-1 is the n-1th input to said compromise equalizer means.
Claim 5
Dependent Claim 18 words
An adaptively adjustable equalizer arrangement according to claim 1, wherein A=2 -L , where L is an integer.

References Cited (Backward Citations)

US4288872A Cited
US4504958A Cited
US4833691A Cited
US4878229A Cited
US4789994A Cited
US4896318A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-02-10 1995-08-12 1996-02-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-02-10 1999-08-12 2000-02-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-02-10 2003-08-12 2004-02-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag