US5075579A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Level shift circuit for achieving a high-speed processing and an improved output current capability
Assignee: Toshiba Corp
•
Filing: 1990-09-11
•
Granted: 1991-12-24
•
Expires: 2010-09-11
Abstract
Abstract A level shift circuit of the present invention includes an input differential pair of transistors, as an input circuit section, which are switchingly operated in accordance with the level of an input signal supplied from a preceding circuit. An output circuit section is composed of first and second emitter follower transistors. A third transistor has its current path connected at one end to an emitter of the first emitter follower transistor and makes an output level of the first emitter follower transistor at a predetermined level. A fourth transistor has its current path connected at one end to the other end of the reference potential and its gate electrode connected to an output terminal of the second emitter follower transistor and is driven by an output voltage of the second emitter follower transistor to allow an output level of the first emitter follower transistor to be shifted to a low level. An inverter is connected to the output of the first and second emitter follower transistors and comprised of a P- and N-channel transistors commonly connected at their adjacent current paths to each other. The inverter is operated in accordance with an output level of the first emitter follower transistor to allow an output level of the second emitter follower tansistor to be output from that common connection point.
Inventors
- 👤 Masaji Ueno
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 09:51
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/017509; H03K19/017518; H03K19/017527
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
215 words
A level shift circuit for achieving a high-speed processing and an improved output current capability, comprising: an input differential pair of transistors switchingly operated in accordance with a level of an input signal; first and second emitter follower transistors for receiving an output of the transistors in input differential pair; a third transistor having its current path connected at one end to an emitter of the first emitter follower transistor and making an output level of the first emitter follower transistor at a predetermined level; a fourth transistor having its current path connected at one end to the other end of the third transistor and at the other end to a reference potential and its control electrode connected to an output terminal of the second emitter follower transistor and driven by an output voltage of the second emitter follower transistor to allow an output level of the first emitter follower transistor to be shifted to a low level; and inverter means operated in accordance with an output level of the first emitter follower transistor and having a P- and an N-channel transistor commonly connected at their adjacent current paths to each other to allow an output level of the second emitter follower transistor to be output as an inverted level from that common connection point.
Claim 2
Dependent Claim
215 words
A level shift circuit for achieving a high-speed processing and an improved output current capability, comprising: an input differential pair of transistors switchingly operated in accordance with a level of an input signal; first and second emitter follower transistors for receiving an output of the transistors in input differential pair; a third transistor having its current path connected at one end to an emitter of the first emitter follower transistor and making an output level of the first emitter follower transistor at a predetermined level; a fourth transistor having its current path connected at one end to the other end of the third transistor and at the other end to a reference potential and its control electrode connected to an output terminal of the second emitter follower transistor and driven by an output voltage of the second emitter follower transistor to allow an output level of the first emitter follower transistor to be shifted to a low level; and inverter means operated in accordance with an output level of the first emitter follower transistor and having a P- and an N-channel transistor commonly connected at their adjacent current paths to each other to allow an output level of the second emitter follower transistor to be output as an inverted level from that common connection point.
Claim 3
Dependent Claim
36 words
The level shift circuit according to claim 1, wherein said P- and N-channel transistors constituting said inverter means are of a MOS structure to allow achievement of a high-speed processing and an improved output current capability.
Claim 4
Dependent Claim
29 words
The level shift circuit according to claim 1, wherein said inverter means performs an inverting operation, by an opposite-phase current, against an operation of an emitter follower transistor configuration.
Claim 5
Dependent Claim
217 words
A level shift circuit for achieving a high-speed speed processing and an improved output current capability, comprising: an input differential set of transistors switchingly operated in accordance with levels of a plurality of input signals; first and second emitter follower transistors for receiving an output of the transistors in the input differential set; a third transistor having its current path connected at one end to an emitter of the first emitter follower transistor and making an output level of the first emitter follower transistor at a predetermined level; a fourth transistor having its current path connected at one end to the other end of the third transistor and at the other end to a reference potential and its control electrode connected to an output terminal of the second emitter follower transistor and driven by an output voltage of the second emitter follower transistor to allow an output level of the first emitter follower transistor to be shifted to a low level; and inverter means operated in accordance with an output level of the first emitter follower transistor and having a P- and N-channel transistor commonly connected at their adjacent current paths to each other to allow an output level of the second emitter follower transistor to be output as a inverted level from that common connection point.
Claim 6
Dependent Claim
217 words
A level shift circuit for achieving a high-speed speed processing and an improved output current capability, comprising: an input differential set of transistors switchingly operated in accordance with levels of a plurality of input signals; first and second emitter follower transistors for receiving an output of the transistors in the input differential set; a third transistor having its current path connected at one end to an emitter of the first emitter follower transistor and making an output level of the first emitter follower transistor at a predetermined level; a fourth transistor having its current path connected at one end to the other end of the third transistor and at the other end to a reference potential and its control electrode connected to an output terminal of the second emitter follower transistor and driven by an output voltage of the second emitter follower transistor to allow an output level of the first emitter follower transistor to be shifted to a low level; and inverter means operated in accordance with an output level of the first emitter follower transistor and having a P- and N-channel transistor commonly connected at their adjacent current paths to each other to allow an output level of the second emitter follower transistor to be output as a inverted level from that common connection point.
References Cited (Backward Citations)
US4379267A
Cited
US4563601A
Cited
EP0146910A2
Cited
US4797583A
Cited
US4697109A
Cited
EP0219867A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-12-23 | 1995-06-24 | 1995-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-12-23 | 1999-06-24 | 1999-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-12-23 | 2003-06-24 | 2003-12-24 | $7700.00 | Window Closed / Lapsed |