Patent US5075237A successfully refreshed from Google Patents.
US5075237A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process of making a high photosensitive depletion-gate thin film transistor
Assignee: Industrial Technology Research Institute
•
Filing: 1990-07-26
•
Granted: 1991-12-24
•
Expires: 2010-07-26
Abstract
Abstract Disclosed is a process for making a thin film transistor photodetector which has the combined merits of the photodiode and the photoconductor without their problems. The resulting device of this process has an accumulation gate on the bottom of the active semiconductor layer and a transparent depletion gate on the top of the active semiconductor layer. The gate length of the depletion gate is smaller than that of the accumulation gate.
Inventors
- 👤 Biing-Seng Wu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 14:27
CPC Classifications
H; H10; H10F; H10F71/00; H10F71/10; H10F71/103; H10F30/00; H10F30/20; H10F30/21; H10F30/28; H10F30/282; Y; Y02; Y02E; Y02E10/00; Y02E10/50; Y10; Y10S; Y10S148/00; Y10S148/15
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
208 words
The method for fabricating an array of thin film transistor photodetectors comprising: providing a substrate; forming an array of accumulation gates upon said substrate; forming a bottom insulating layer over each of said accumulation gates; forming an undoped amorphous silicon layer upon said bottom insulating layer; forming a top insulating layer over the said amorphous silicon layer; patterning said top insulating layer to leave said top insulating layer over that portion of the said amorphous silicon layer designated to be the channel region of the thin film transistor photodetectors and leaving exposed the regions of said amorphous silicon layer designated to be the source and drain regions of said photodetectors; forming a layer of doped amorphous silicon over said top insulating layer and the exposed source and drain regions of said photodetectors; patterning the layer of doped amorphous silicon until the remaining top insulating layer is exposed and the bottom insulating layer in each photodetector is exposed by etching also through the said undoped amorphous silicon layer which produces ohmic contacts to said exposed source and drain regions; forming a patterned conductive film which constitutes the depletion gate electrodes and the source-drain electrodes for the said thin film transistor photodetectors; and connecting said photodetectors in the said array.
Claim 2
Independent Claim
208 words
The method for fabricating an array of thin film transistor photodetectors comprising: providing a substrate; forming an array of accumulation gates upon said substrate; forming a bottom insulating layer over each of said accumulation gates; forming an undoped amorphous silicon layer upon said bottom insulating layer; forming a top insulating layer over the said amorphous silicon layer; patterning said top insulating layer to leave said top insulating layer over that portion of the said amorphous silicon layer designated to be the channel region of the thin film transistor photodetectors and leaving exposed the regions of said amorphous silicon layer designated to be the source and drain regions of said photodetectors; forming a layer of doped amorphous silicon over said top insulating layer and the exposed source and drain regions of said photodetectors; patterning the layer of doped amorphous silicon until the remaining top insulating layer is exposed and the bottom insulating layer in each photodetector is exposed by etching also through the said undoped amorphous silicon layer which produces ohmic contacts to said exposed source and drain regions; forming a patterned conductive film which constitutes the depletion gate electrodes and the source-drain electrodes for the said thin film transistor photodetectors; and connecting said photodetectors in the said array.
Claim 3
Dependent Claim
23 words
The method of claim 1 wherein the said substrate is a glass substrate which is capable of withstanding temperature required for subsequent processing.
Claim 4
Dependent Claim
32 words
The method of claim 1 wherein the said undoped amorphous silicon layer is hydrogenated and the patterned amorphous silicon layer has portions of the source-drain designated regions which overlap said accumulating gates.
Claim 5
Dependent Claim
31 words
The method of claim 1 wherein the said bottom insulating layer, the said undoped amorphous insulating layer and said top insulating layer are sequentially formed within the same piece of equipment.
Claim 6
Dependent Claim
23 words
The method of claim 4 wherein the said equipment 20 provides plasma enhanced chemical vapor deposition processes which produces the three said layers.
Claim 7
Dependent Claim
30 words
The method of claim 5 wherein the said bottom insulating layer is silicon nitride, the said undoped amorphous silicon layer is hydrogenated, and the top insulating layer is silicon nitride.
Claim 8
Dependent Claim
61 words
The method of claim 1 wherein the said doped amorphous silicon layer is N+ doped, the thickness of said top and bottom insulating layers are between about 200 to 400 nanometers, the thickness of said undoped amorphous silicon layer is between about 100 to 200 nanometers, the thickness of said doped amorphous silicon layer is between about 50 to 150 nanometers.
Claim 9
Dependent Claim
27 words
The method of claim 1 wherein the said depletion gate electrodes and source-drain electrodes for said thin film transistor photodetectors are composed of a substantially transparent material.
Claim 10
Dependent Claim
14 words
The method of claim 8 wherein the substantially transparent material is indium tin oxide.
Claim 11
Dependent Claim
23 words
The method of claim 1 wherein the distance separating the source-drain electrodes is substantially larger than the size of the depletion gate electrode.
References Cited (Backward Citations)
US4546009A
Cited
US4601097A
Cited
US4797108A
Cited
US4738749A
Cited
US4788157A
Cited
US4778560A
Cited
US4819038A
Cited
US4960719A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-12-23 | 1995-06-24 | 1995-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-12-23 | 1999-06-24 | 1999-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-12-23 | 2003-06-24 | 2003-12-24 | $7700.00 | Window Closed / Lapsed |