← Back to Patent Explorer
US5063498A Expired / Lapsed US ⏱️ 0.0 years remaining

Data processing device with direct memory access function processed as an micro-code vectored interrupt

Assignee: Toshiba Corp
•
Filing: 1989-07-20
•
Granted: 1991-11-05
•
Expires: 2009-07-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In this data processing device, a request for direct memory-access operation is detected as an interrupt signal. When such an interrupt is detected, a interrupt controller generates a vector corresponding to the interrupt sigal. On the basis of this vector, a DMA controller generates a control signal showing whether the interrupt signal is a normal interrupt or an interrupt for requesting the direct memory-access operation. A CPU includes a ROM for storing micro-code for achieving the direct memory-access operation. When the DMA controller generates a control signal corresponding to the interrupt signal, the CPU sequentially reads out the micro-codes, to execute the direct memory-access operation. Specifically, if an interrupt for requesting the direct memory-access operation is detected, different processing space from that used for a normal interrupt processing is accessed. The processing space has a prestorage of the data corresponding to the data stored in various types of registers provided in the conventional DMA controller. By using this data, the data transfer is controlled by the micro-codes.

Inventors

  • 👤 Ziro Hirahara
  • 👤 Akihito Abe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 11:06
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/32

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 206 words
A data processing device allowing a direct memory-access operation to be performed between a read/write memory and an I/O interface, said data processing device comprising: interrupt detecting means for detecting an interrupt signal and for generating a vector corresponding to the detected interrupt signal; control signal generating means for generating, in response to said vector, a control signal indicating whether said interrupt signal is a normal interrupt signal or a direct memory-access interrupt signal; logical operation processing means, having a ROM storing micro-code instructions for executing a normal operation, a normal interrupt operation, and a direct memory-access operation, for sequentially reading out the micro-code instructions in order to control the execution of the normal operation and the normal interrupt operation, and for sequentially reading out the micro-code instructions in order to control the execution of the direct memory access operation when a control signal is generated by said control signal generating means in accordance with the interrupt signal requesting the direct memory access operation; and parameter memory means for, upon the execution of said direct memory-access operation, storing parameters for use by said logical operation processing means, for reading said parameters responsive to said vector, and for supplying said parameters to said logical operation processing means.
Claim 2
Dependent Claim 206 words
A data processing device allowing a direct memory-access operation to be performed between a read/write memory and an I/O interface, said data processing device comprising: interrupt detecting means for detecting an interrupt signal and for generating a vector corresponding to the detected interrupt signal; control signal generating means for generating, in response to said vector, a control signal indicating whether said interrupt signal is a normal interrupt signal or a direct memory-access interrupt signal; logical operation processing means, having a ROM storing micro-code instructions for executing a normal operation, a normal interrupt operation, and a direct memory-access operation, for sequentially reading out the micro-code instructions in order to control the execution of the normal operation and the normal interrupt operation, and for sequentially reading out the micro-code instructions in order to control the execution of the direct memory access operation when a control signal is generated by said control signal generating means in accordance with the interrupt signal requesting the direct memory access operation; and parameter memory means for, upon the execution of said direct memory-access operation, storing parameters for use by said logical operation processing means, for reading said parameters responsive to said vector, and for supplying said parameters to said logical operation processing means.
Claim 3
Dependent Claim 54 words
A data processing device according to claim 1, wherein said control signal generating means includes a register for storing data indicating whether said interrupt signal is a normal interrupt or an interrupt for requesting the direct memory-access operation, and data select means for selecting the data of said register in response to said vector.
Claim 4
Dependent Claim 45 words
The data processing device according to claim 1, wherein said parameter memory means stores a command, a data transfer source address, a data transfer destination address, and a data transfer number, used when said direct memory-access operation is executed by said logical operation processing means.
Claim 5
Dependent Claim 40 words
The data processing device according to claim 3, wherein said data transfer source address, said data transfer destination address, and said data transfer number stored in said parameter memory means are updated under control of said logical operation processing means.
Claim 6
Dependent Claim 17 words
The data processing device according to claim 1, wherein said parameter memory means includes a read/write memory.

References Cited (Backward Citations)

US4458313A Cited
US4090238A Cited
US4133030A Cited
US4532587A Cited
US4729090A Cited
US4648029A Cited
US4716523A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-11-04 1995-05-06 1995-11-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-11-04 1999-05-06 1999-11-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-11-04 2003-05-06 2003-11-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag