US4729090A
Expired / Lapsed
US
⏱️ 0.0 years remaining
DMA system employing plural bus request and grant signals for improving bus data transfer speed
Assignee: NEC Corp
•
Filing: 1984-07-13
•
Granted: 1988-03-01
•
Expires: 2004-07-13
Abstract
Abstract A data processing apparatus employing a DMA system has a newly added circuit having a register in addition to the normal combination of a host processor, a memory and a DMA controller. The added circuit is provided between the host processor and the DMA controller. The host processor produces a setting signal by itself for setting a bus request signal into the register of the added circuit. The added circuit applies the bus request signal set in the register to the host processor without an access from the DMA controller. The host processor receives the bus request signal and sends a bus usage grant signal to the added circuit when the host processor does not need to use a bus or after a processing using the bus has been completed, and electrically cuts off itself from the bus. The DMA controller requests a bus usage to the added circuit when a DMA transmission is required. At this timing, since the bus is already in an idle state, a permission signal to permit a bus usage is immediately returned to the DMA controller. Therefore, a high-speed DMA transmission can be performed. Particularly, a quick response between the host processor and the DMA controller can be achieved by means of the added circuit.
Inventors
- 👤 Eiji Baba
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 11:00
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/28
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
240 words
A data processing apparatus comprising: a microprocessor for executing a program; a program memory storing instructions, one of which is a DMA transfer instruction; a peripheral control unit controlling a peripheral device; a data memory; a DMA control unit generating a first bus request signal to perform a DMA transfer between said peripheral control unit and said data memory; a bus commonly coupled to said microprocessor, said program memory, said peripheral control unit, said data memory, and said DMA control unit; and a bus control unit coupled to said microprocessor and said DMA control unit, said bus control unit containing a flag register coupled to said microprocessor and applying a second bus request signal to said microprocessor in response to a flag register setting signal applied to said flag register from said microprocessor when said DMA transfer instruction is executed by said microprocessor, said microprocessor generating a first bus grant signal regardless of a state of said first bus request signal in response to said second bus request signal, and a gate circuit having a first input coupled to said microprocessor for receiving said first bus grant signal, a second input coupled to said DMA control unit for receiving said first bus request signal, and an output coupled to said DMA control unit for applying a second bus grant signal to said DMA control unit when both said first bus request signal and said second bus grant signal are received.
Claim 2
Dependent Claim
240 words
A data processing apparatus comprising: a microprocessor for executing a program; a program memory storing instructions, one of which is a DMA transfer instruction; a peripheral control unit controlling a peripheral device; a data memory; a DMA control unit generating a first bus request signal to perform a DMA transfer between said peripheral control unit and said data memory; a bus commonly coupled to said microprocessor, said program memory, said peripheral control unit, said data memory, and said DMA control unit; and a bus control unit coupled to said microprocessor and said DMA control unit, said bus control unit containing a flag register coupled to said microprocessor and applying a second bus request signal to said microprocessor in response to a flag register setting signal applied to said flag register from said microprocessor when said DMA transfer instruction is executed by said microprocessor, said microprocessor generating a first bus grant signal regardless of a state of said first bus request signal in response to said second bus request signal, and a gate circuit having a first input coupled to said microprocessor for receiving said first bus grant signal, a second input coupled to said DMA control unit for receiving said first bus request signal, and an output coupled to said DMA control unit for applying a second bus grant signal to said DMA control unit when both said first bus request signal and said second bus grant signal are received.
Claim 3
Dependent Claim
228 words
A data processing apparatus comprising: a host processor; a memory; a peripheral control unit; a DMA controller generating a first bus request signal and controlling a DMA transfer between said memory and said peripheral control unit; a common bus coupled to said host processor, said memory, said peripheral control unit, and said DMA controller is common; a control circuit coupled to said host processor and said DMA controller and having a flag register generating a second bus request signal in response to a flag register setting signal sent from said host processor, and a gate circuit coupled to said host processor and said DMA controller, said flag register being coupled to said host processor and applying said second bus request signal regardless of a state of said first bus request signal in response to said flag register setting signal sent from said host processor, said host processor applying a first bus grant signal to said gate circuit in response to said second bus request signal, said gate circuit generating a second bus grant signal when said first bus request signal from said DMA controller is applied thereto after said first bus grant signal has been received at said gate circuit, said DMA controller performing a DMA transfer between said memory and said peripheral control unit in response to said second bus grant signal generated from said gate circuit.
Claim 4
Dependent Claim
228 words
A data processing apparatus comprising: a host processor; a memory; a peripheral control unit; a DMA controller generating a first bus request signal and controlling a DMA transfer between said memory and said peripheral control unit; a common bus coupled to said host processor, said memory, said peripheral control unit, and said DMA controller is common; a control circuit coupled to said host processor and said DMA controller and having a flag register generating a second bus request signal in response to a flag register setting signal sent from said host processor, and a gate circuit coupled to said host processor and said DMA controller, said flag register being coupled to said host processor and applying said second bus request signal regardless of a state of said first bus request signal in response to said flag register setting signal sent from said host processor, said host processor applying a first bus grant signal to said gate circuit in response to said second bus request signal, said gate circuit generating a second bus grant signal when said first bus request signal from said DMA controller is applied thereto after said first bus grant signal has been received at said gate circuit, said DMA controller performing a DMA transfer between said memory and said peripheral control unit in response to said second bus grant signal generated from said gate circuit.
Claim 5
Dependent Claim
56 words
The data processing apparatus as claimed in claim 2, wherein said flag register of said control circuit is coupled to said peripheral control unit, which generates a DMA termination signal when the DMA transfer is terminated, and stops application of said second bus request signal to said host processor in response to said DMA termination signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-03-01 | 1991-08-31 | 1992-03-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-03-01 | 1995-08-31 | 1996-03-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-03-01 | 1999-08-31 | 2000-03-01 | $7700.00 | Window Closed / Lapsed |