US5054020A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for high speed data communication with asynchronous/synchronous and synchronous/asynchronous data conversion
Assignee: Digital Access Corp
•
Filing: 1990-04-11
•
Granted: 1991-10-01
•
Expires: 2010-04-11
Abstract
Abstract A general purpose communications processor for communicating data between an asynchronous data terminal and a synchronous data communication facility, includes (I) a transmit module, having (a) a transmit processor, (b) an input serial communication controller, for receiving a serial asynchronous data input from the data terminal, and stripping start and stop bits from each received byte, (c) a transmit buffer, operatively connected to the controller, for temporarily storing the data, (d) an adder for adding at least a control byte to the data, and (e) an output serial communications controller for outputting the data and control byte to the synchronous data communication facility; and (II) a receive module, having (a) a receive processor, (b) a second input serial communications controller for receiving a synchronous input from the synchronous data communication facility, (c) a receive buffer, operatively connected to the second input controller, for temporarily storing the incoming synchronous data bytes, (d) a framing circuit for adding start and stop bits to the synchronous data bytes, and (e) a second output serial communications controller for outputting the data to the asynchronous data terminal.
Inventors
- 👤 John L. Meagher
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 00:19
CPC Classifications
H; H04; H04L; H04L5/00; H04L5/22; H04L5/24; H04L9/00; H04L9/40
Claims Analysis
Total Claims: 47
Claim 1
Independent Claim
111 words
A device for converting asynchronous data to synchronous data, comprising: stripping means for stripping start and stop bits from each byte of received asynchronous data to form a plurality of data bytes; means for counting the number of data bytes received from said stripping means within a predetermined time period P, and for generating a character count corresponding with the number of counted bytes; and packet forming means for forming a message packet in synchronous form, said message packet having a fixed length and including a sync byte, said character count, and said plurality of data bytes formed from bytes received by said stripping means in a predetermined time period P.
Claim 2
Independent Claim
111 words
A device for converting asynchronous data to synchronous data, comprising: stripping means for stripping start and stop bits from each byte of received asynchronous data to form a plurality of data bytes; means for counting the number of data bytes received from said stripping means within a predetermined time period P, and for generating a character count corresponding with the number of counted bytes; and packet forming means for forming a message packet in synchronous form, said message packet having a fixed length and including a sync byte, said character count, and said plurality of data bytes formed from bytes received by said stripping means in a predetermined time period P.
Claim 3
Dependent Claim
20 words
The device of claim 1, wherein said sync byte is located at a predetermined fixed position in each message packet.
Claim 4
Dependent Claim
20 words
The device of claim 2, wherein said character count is located at a predetermined fixed position in each message packet.
Claim 5
Dependent Claim
34 words
The device of claim 1, further comprising output means for outputting a plurality of said message packets wherein each message packet is adjacent a previous and a subsequent message packet, without fill space therebetween.
Claim 6
Dependent Claim
24 words
The device of claim 3, wherein said packet forming means includes a buffer means for receiving each data byte therein during time period P.
Claim 7
Dependent Claim
28 words
The device of claim 5, wherein said packet forming means also includes means for inserting said character count in said buffer means, in front of said data bytes.
Claim 8
Dependent Claim
33 words
The device of claim 6, wherein said packet forming means further includes means for inserting said sync byte in said buffer means, in front of said character count byte and said data bytes.
Claim 9
Dependent Claim
21 words
The device of claim 4, wherein said output means outputs each message packet within two superframes of a DS-1 signal format.
Claim 10
Dependent Claim
18 words
The device of claim 1, wherein said time period P corresponds to two superframes-of a DS-1 signal format.
Claim 11
Dependent Claim
14 words
The device of claim 9, wherein said time period P is substantially 3 ms.
Claim 12
Dependent Claim
99 words
A process for converting an asynchronous data signal to a synchronous data signal, comprising the steps of: stripping start and stop bits from each byte of a received asynchronous data signal to form a plurality of data bytes; counting the number of asynchronous data bytes received within a predetermined time period P, and generating a character count corresponding with the number of counted bytes; and forming a message packet in synchronous form, said message packet having a fixed length and including a sync byte, said character count, and said data bytes formed from bytes received in time period P.
Claim 13
Dependent Claim
99 words
A process for converting an asynchronous data signal to a synchronous data signal, comprising the steps of: stripping start and stop bits from each byte of a received asynchronous data signal to form a plurality of data bytes; counting the number of asynchronous data bytes received within a predetermined time period P, and generating a character count corresponding with the number of counted bytes; and forming a message packet in synchronous form, said message packet having a fixed length and including a sync byte, said character count, and said data bytes formed from bytes received in time period P.
Claim 14
Dependent Claim
22 words
The process of claim 11, wherein said forming step locates said sync byte at a predetermined fixed position in each message packet.
Claim 15
Dependent Claim
22 words
The process of claim 12, wherein said forming step locates said character count at a predetermined fixed position in each message packet.
Claim 16
Dependent Claim
34 words
The process of claim 11, further comprising the step of outputting a plurality of said message packets, wherein each message packet is adjacent a previous and a subsequent message packet, without fill space therebetween.
Claim 17
Dependent Claim
24 words
The process of claim 12, wherein said forming step includes the step of storing each data byte in a buffer during time period P.
Claim 18
Dependent Claim
28 words
The process of claim 15, wherein said forming step also includes the step of inserting said character count in said buffer means, in front of said data bytes.
Claim 19
Dependent Claim
32 words
The process of claim 16, wherein said forming step further includes the step of inserting said sync byte in said buffer, in front of said character count byte and said data bytes.
Claim 20
Dependent Claim
21 words
The process of claim 14, wherein said outputting step outputs each message packet within two superframes of a DS-1 signal format.
Claim 21
Dependent Claim
19 words
The process of claim 11, wherein said time period P corresponds to two superframes of a DS-1 signal format.
Claim 22
Dependent Claim
14 words
The process of claim 19, wherein said time period P is substantially 3 ms.
Claim 23
Independent Claim
98 words
A device for converting synchronous data, in the form of a message packet including a sync byte, a character count, and a plurality of data bytes, to asynchronous data, the character count corresponding to the number of counted bytes of data in the message packet, said device comprising: means for detecting the sync byte in the received message packet; means for detecting the character count in the received message packet; and output formatting means, responsive to the detection of the character count, for outputting in asynchronous form only the number of data bytes corresponding to the character count.
Claim 24
Independent Claim
98 words
A device for converting synchronous data, in the form of a message packet including a sync byte, a character count, and a plurality of data bytes, to asynchronous data, the character count corresponding to the number of counted bytes of data in the message packet, said device comprising: means for detecting the sync byte in the received message packet; means for detecting the character count in the received message packet; and output formatting means, responsive to the detection of the character count, for outputting in asynchronous form only the number of data bytes corresponding to the character count.
Claim 25
Dependent Claim
24 words
The device of claim 21, wherein said output formatting means includes an adding means for adding start and stop bits to each data byte.
Claim 26
Dependent Claim
23 words
The device of claim 21, wherein said output formatting means further includes a storage means for storing the data bytes before being output.
Claim 27
Dependent Claim
19 words
The device of claim 23, wherein said storage means includes two buffers, each storing a complete message packet, alternately.
Claim 28
Dependent Claim
27 words
The device of claim 21, wherein said sync byte detecting means detects the first byte in the message packet to determine if it is the sync byte.
Claim 29
Dependent Claim
24 words
The process of claim 25, wherein said character count detecting means detects the second byte in the message packet to determine the character count.
Claim 30
Dependent Claim
41 words
The process of claim 21, wherein said output formatting means includes a counter, receiving the character count from said character count detecting means, for inhibiting the output thereof after the number of bytes corresponding to the character count have been output.
Claim 31
Dependent Claim
17 words
The process of claim 21, further including means for synchronizing an associated clock with the sync byte.
Claim 32
Dependent Claim
98 words
A process for converting synchronous data signals, in the form of a message packet including a sync byte, a character count, and a plurality of data bytes, to asynchronous data signals, the character count corresponding to the number of counted bytes of data in the message packet, said process comprising the steps of: detecting the sync byte in the received synchronous message packet; detecting the character count in the received synchronous message packet; and output in asynchronous form, in response to the detection of the character count, only the number of data bytes corresponding to the character count.
Claim 33
Dependent Claim
98 words
A process for converting synchronous data signals, in the form of a message packet including a sync byte, a character count, and a plurality of data bytes, to asynchronous data signals, the character count corresponding to the number of counted bytes of data in the message packet, said process comprising the steps of: detecting the sync byte in the received synchronous message packet; detecting the character count in the received synchronous message packet; and output in asynchronous form, in response to the detection of the character count, only the number of data bytes corresponding to the character count.
Claim 34
Dependent Claim
23 words
The process of claim 29, wherein said outputting step includes the step of for adding start and stop bits to each data byte.
Claim 35
Dependent Claim
20 words
The process of claim 29, wherein said outputting step includes the step of storing the data bytes before being output.
Claim 36
Dependent Claim
24 words
The process of claim 31, wherein said storing step includes the step of storing a complete message packet, in one of two buffers, alternately.
Claim 37
Dependent Claim
27 words
The process of claim 29, wherein said sync byte detecting step detects the first byte in the message packet to determine if it is the sync byte.
Claim 38
Dependent Claim
24 words
The process of claim 33, wherein said character count detecting step detects the second byte in the message packet to determine the character count.
Claim 39
Dependent Claim
38 words
The process of claim 29, wherein said outputting step includes an inhibiting step, responsive to an input of the character count, the output of bytes after the number of bytes corresponding to the character count have been output.
Claim 40
Dependent Claim
17 words
The process of claim 29, further including step of synchronizing an associated clock with the sync byte.
Claim 41
Independent Claim
316 words
A device for communicating data between an asynchronous data terminal and a synchronous data communication facility in which the data forms a message packet, the message packet including a sync byte, a character count, and a plurality of data bytes, the character count corresponding to the number of counted bytes of data in the message packet, comprising: (I) a transmit module, including (a) a transmit processor, (b) an input serial communication controller means, operatively connected to said transmit processor, for receiving a serial synchronous data input form the data terminal, and for stripping start and stop bits from each received byte to produce stripped data, (c) transmit buffer means, operatively connected to said controller means, for temporarily storing said stripped data, (d) message packet forming means for forming a message packet from said stripped data stored by said transmit buffer means, said message packet comprising a sync byte, a character count, and a plurality of data bytes, the character count corresponding to the number of counted bytes of data in the message packet, (e) an output serial communications controller means for outputting said data as said message packet to said synchronous data communication facility; and (II) a receive module, including (a) a receive processor, (b) a second input serial communications controller means for receiving said message packet as a synchronous input from the synchronous data communication facility, (c) receive buffer means, operatively connected to said second input controller means, for temporarily storing the incoming synchronous data bytes, (d) means for detecting said sync byte in said received message packet, (e) means for detecting said character count in said received message packet, (f) a framing means responsive to the detection of said character count for adding start and stop bits to said synchronous data bytes to produce asynchronous data, (g) a second output serial communications controller means for outputting said asynchronous data to said synchronous data terminal.
Claim 42
Independent Claim
316 words
A device for communicating data between an asynchronous data terminal and a synchronous data communication facility in which the data forms a message packet, the message packet including a sync byte, a character count, and a plurality of data bytes, the character count corresponding to the number of counted bytes of data in the message packet, comprising: (I) a transmit module, including (a) a transmit processor, (b) an input serial communication controller means, operatively connected to said transmit processor, for receiving a serial synchronous data input form the data terminal, and for stripping start and stop bits from each received byte to produce stripped data, (c) transmit buffer means, operatively connected to said controller means, for temporarily storing said stripped data, (d) message packet forming means for forming a message packet from said stripped data stored by said transmit buffer means, said message packet comprising a sync byte, a character count, and a plurality of data bytes, the character count corresponding to the number of counted bytes of data in the message packet, (e) an output serial communications controller means for outputting said data as said message packet to said synchronous data communication facility; and (II) a receive module, including (a) a receive processor, (b) a second input serial communications controller means for receiving said message packet as a synchronous input from the synchronous data communication facility, (c) receive buffer means, operatively connected to said second input controller means, for temporarily storing the incoming synchronous data bytes, (d) means for detecting said sync byte in said received message packet, (e) means for detecting said character count in said received message packet, (f) a framing means responsive to the detection of said character count for adding start and stop bits to said synchronous data bytes to produce asynchronous data, (g) a second output serial communications controller means for outputting said asynchronous data to said synchronous data terminal.
Claim 43
Dependent Claim
19 words
The device of claim 37, further comprising means for inputting synchronized clock pulses to said transmit and receive processors.
Claim 44
Dependent Claim
19 words
The device of claim 37, wherein said transmit buffer means includes first and second buffers parallel with one another.
Claim 45
Dependent Claim
66 words
The device of claim 39, further comprising: a first selector means, interposed between said input controller means and said buffers, for selecting one of said buffers for receiving the output of said input controller means; and a second selector means, interposed between said buffers and said output controller means, for selecting the output of one of said buffers to be transferred to said output controller means.
Claim 46
Dependent Claim
19 words
The device of claim 37, wherein said receive buffer means includes first and second buffers parallel with one another.
Claim 47
Dependent Claim
70 words
The device of claim 41, further comprising: a first selector means, interposed between said second input controller means and said buffers, for selecting one of said buffers for receiving the output of said second input controller means; and a second selector means, interposed between said buffers and said second output controller means, for selecting the output of one of said buffers to be transferred to said second output controller means.
References Cited (Backward Citations)
US482A
Cited
US3962635A
Cited
US4425664A
Cited
US4079240A
Cited
US4034294A
Cited
US4087681A
Cited
US4048440A
Cited
US4358825A
Cited
US4346452A
Cited
US4263673A
Cited
US4271507A
Cited
US4417213A
Cited
US4649548A
Cited
US4455663A
Cited
US4443850A
Cited
US4597074A
Cited
US4631666A
Cited
US4513373A
Cited
US4512026A
Cited
US4601035A
Cited
US4636584A
Cited
US4623760A
Cited
US4586189A
Cited
US4598396A
Cited
US4569062A
Cited
US4677611A
Cited
US4597073A
Cited
US4635277A
Cited
US4680773A
Cited
US4750165A
Cited
US4715044A
Cited
US4696016A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-30 | 1995-04-01 | 1995-10-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-30 | 1999-04-01 | 1999-10-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-30 | 2003-04-01 | 2003-10-01 | $7700.00 | Window Closed / Lapsed |