← Back to Patent Explorer
US4263673A Expired / Lapsed US ⏱️ 0.0 years remaining

Receive buffer for converting synchronous-to-asynchronous data

Assignee: Racal Data Communications Inc
•
Filing: 1979-02-08
•
Granted: 1981-04-21
•
Expires: 1999-02-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a data transmission system, in which asynchronous-to-synchronous data conversion at the transmitter end of a data link at times removes stop bits from, and at other times adds stop bits, to a character, a receive buffer at the receive end of the data link which converts the synchronous data to asynchronous data. The receive buffer investigates the end of each character for missing stop bits and reinserts a stop bit where it finds a lack of one, and adds other stop bits to speed up the data rate from the nominal synchronous data bit transmission rate to the nominal asynchronous data bit output rate. The inserted stop bits are of a constant bit width which is the same as the character identification bit width, and the entire asynchronous data output stream has a constant bit rate.

Inventors

  • 👤 John A. C. Bingham
  • 👤 Xuong K. Dang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 19:40
CPC Classifications
H; H04; H04L; H04L5/00; H04L5/22; H04L5/24

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 129 words
In a digital data transmission system, including a transmit buffer for converting asynchronous data at an inprecise rate to synchronous data at a constant transmit bit rate adding or removing stop bits, a synchronous data transmission system, and a receive buffer for converting the synchronous to asynchronous data for use at a terminal in which each character has a start bit, a plurality of character identification bits and at least one stop bit, the improvement in a receive buffer comprising: means for examining the stream of incoming synchronous data bits and for detecting the absence of a stop bit at the end of a character; and means for adding a stop bit, having the same width as a character identification bit, at the end of each such detected character.
Claim 2
Dependent Claim 129 words
In a digital data transmission system, including a transmit buffer for converting asynchronous data at an inprecise rate to synchronous data at a constant transmit bit rate adding or removing stop bits, a synchronous data transmission system, and a receive buffer for converting the synchronous to asynchronous data for use at a terminal in which each character has a start bit, a plurality of character identification bits and at least one stop bit, the improvement in a receive buffer comprising: means for examining the stream of incoming synchronous data bits and for detecting the absence of a stop bit at the end of a character; and means for adding a stop bit, having the same width as a character identification bit, at the end of each such detected character.
Claim 3
Dependent Claim 39 words
In a digital data transmission system in accordance with claim 1 in which the receive buffer further includes means for outputting all asynchronous data as a constant receiver output bit rate which is higher than said transmit bit rate.
Claim 4
Dependent Claim 41 words
In a digital data transmission system in accordance with claim 2 in which the receive buffer further includes queue means for generating said asynchronous data, said queue means having a plurality of parallel input lines and a single series output line.
Claim 5
Dependent Claim 75 words
In a digital data transmission system in accordance with claim 2 in which said receive buffer further includes a queue means in which the asynchronous data are formed, clock means for advancing said queue means serially to output said asynchronous data at the receiver output bit rate, and input means responsive to transmit bit rate and said incoming synchronous data and operative to access a plurality of adjacent positions in said queue means in parallel.
Claim 6
Dependent Claim 33 words
In a digital data transmission system in accordance with claim 4 in which said input means further includes a pointer means which selects into which position of said queue means data are inserted.
Claim 7
Dependent Claim 53 words
In a digital data transmission system in accordance with claim 5 in which said pointer means is decremented by said clock means and is incremented each time a received data bit is placed into the queue and each time a stop bit is generated by said receive buffer and placed into said queue.
Claim 8
Dependent Claim 79 words
In a digital data transmission system in accordance with claim 2 which further includes a queue means in which said asynchronous data are formed, said queue means having a plurality of adjacent positions, and pointer means for selecting into which position of said queue means data are to be inserted, said pointer means being responsive to the placing of data bits and stop bits into said queue means and to the advancing of the data in the queue means.
Claim 9
Independent Claim 136 words
The method for converting synchronous data to asynchronous data, in which each character has a start bit, a plurality of character identification bits, and at least one stop bit, in a digital data transmission system in which asynchronous data from a data generating means are converted to synchronous data for transmission over a data link at a selected transmit bit rate by adding and removing stop bits to respectively slow down or speed up the asynchronous data to the transmit bit rate, the method comprising the steps of: examining the end of each received character for a missing stop bit, and adding at least one stop at the end of each character which has been found to have a missing stop bit, the stop being added having invariably the same width as a character identification bit.
Claim 10
Independent Claim 136 words
The method for converting synchronous data to asynchronous data, in which each character has a start bit, a plurality of character identification bits, and at least one stop bit, in a digital data transmission system in which asynchronous data from a data generating means are converted to synchronous data for transmission over a data link at a selected transmit bit rate by adding and removing stop bits to respectively slow down or speed up the asynchronous data to the transmit bit rate, the method comprising the steps of: examining the end of each received character for a missing stop bit, and adding at least one stop at the end of each character which has been found to have a missing stop bit, the stop being added having invariably the same width as a character identification bit.
Claim 11
Dependent Claim 35 words
The method of converting synchronous data to asynchronous data in accordance with claim 8 which includes the step of outputting the asynchronous data at a constant intracharacter bit rate and a constant intercharacter bit rate.
Claim 12
Dependent Claim 30 words
The method of converting synchronous data to asynchronous data in accordance with claim 9 in which the intracharacter bit rate and the intercharacter bit rate are equal to one another.
Claim 13
Dependent Claim 27 words
The method of converting synchronous data to asynchronous data in accordance with claim 10 in which the asynchronous bit rate is higher than the transmit bit rate.
Claim 14
Dependent Claim 52 words
The method of converting synchronous data to asynchronous data in accordance with claim 11 in which extra stop bits are added to speed up the bit rate from the transmit bit rate to the asynchronous bit rate, the stop bits being added having invariably the same width as a character identification bit.
Claim 15
Dependent Claim 34 words
The method of converting synchronous data to asynchronous data in accordance with claim 8 in which the asynchronous data are formed in parallel and are outputted in series at the asynchronous data bit rate.
Claim 16
Dependent Claim 57 words
The method of converting synchronous data to asynchronous data in accordance with claim 8 in which the asynchronous data are formed by placing a start bit, character identification bits and at least one stop bit into predetermined position into an output queue, and outputting the contents of the output queue serially at the asynchronous data bit rate.
Claim 17
Dependent Claim 36 words
The method of converting synchronous data to asynchronous data in accordance with claim 14 in which each received data bit is inserted into a selected one of a plurality of adjacent positions in the output queue.
Claim 18
Dependent Claim 82 words
The method of converting synchronous data to asynchronous data in accordance with claim 15 in which the selection of the position into which data are placed is made by a pointer which is decremented by each advance of the output queue and is incremented by each received data bit and each stop bit inserted where a missing stop bit is found, and which adds further a stop bit each time the counter is decremented to zero to thereby again increment the counter.

References Cited (Backward Citations)

US3873773A Cited
US3909526A Cited
US3937882A Cited
US3961138A Cited
US4048440A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-04-20 1984-10-20 1985-04-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-04-20 1988-10-20 1989-04-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-04-20 1992-10-20 1993-04-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag