Patent US5041903A successfully refreshed from Google Patents.
US5041903A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vertical semiconductor interconnection method and structure
Assignee: National Semiconductor Corp
•
Filing: 1990-06-11
•
Granted: 1991-08-20
•
Expires: 2010-06-11
Abstract
Abstract An integrated circuit package includes a plurality of TAB assemblies, each including a portion for inner lead bonding an integrated circuit. A portion of the tape is formed to allow the tape to be outer lead bonded to the substrate so that the integrated circuit is mounted at any desired non zero angle with respect to a horizontal substrate. A plurality of formed tape units are outer lead bonded to a horizontal substrate. In one embodiment, the die is inner lead bonded to the tape in an area which is not devoid of tape, allowing electrical traces on the tape which are routed above and not in contact with the surface of the die, thereby providing excellent routing density. The dielectric tape may include a single electrical interconnect layer, or a plurality of electrical interconnect layers which may themselves be electrically interconnected via suitable vias formed within the tape structure. In one embodiment, the portion of the tape opposite the area to which the integrated circuit die is to be inner lead bonded includes secondary metallization regions. Suitable vias in the tape connect these secondary metallization regions to selected ones of the metallic leads which are to be inner lead bonded to the integrated circuit. In one embodiment of this invention, the secondary metallization areas are fabricated sufficiently large to allow the mounting of additional components, for example chip capacitors used to filter the supply voltages applied to the integrated circuit.
Inventors
- 👤 Michael A. Millerick
- 👤 Gregory W. Pautsch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 17:58
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/611; H10W90/00; H10W90/401; H05; H05K; H05K1/00; H05K1/18; H05K1/181; H10W72/00; H10W72/01; H10W90/20; H10W90/284; H10W90/288; H10W90/701; H10W90/721; H10W90/724
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
152 words
A semiconductor device package comprising: a substrate including a first surface; and a plurality of individual integrated circuit tape assemblies electrically and physically coupled to said substrate, each of said individual integrated circuit tape assemblies comprising: a first tape portion having a first surface for inner lead bonding to an integrated circuit, said first tape portion being disposed such that said first surface is at a selected angle with respect to said substrate so as to be nonparallel with said first surface of said substrate; a second tape portion having a first surface for outer lead bonding to said first surface of said substrate; and a formed portion connecting said first and second tape portions, said formed portion serving to cause said first tape portion to be disposed at said selected angle from said second tape portion; wherein said individual integrated circuit tape assemblies are not physically attached directly to each other.
Claim 2
Dependent Claim
152 words
A semiconductor device package comprising: a substrate including a first surface; and a plurality of individual integrated circuit tape assemblies electrically and physically coupled to said substrate, each of said individual integrated circuit tape assemblies comprising: a first tape portion having a first surface for inner lead bonding to an integrated circuit, said first tape portion being disposed such that said first surface is at a selected angle with respect to said substrate so as to be nonparallel with said first surface of said substrate; a second tape portion having a first surface for outer lead bonding to said first surface of said substrate; and a formed portion connecting said first and second tape portions, said formed portion serving to cause said first tape portion to be disposed at said selected angle from said second tape portion; wherein said individual integrated circuit tape assemblies are not physically attached directly to each other.
Claim 3
Dependent Claim
25 words
A structure as in claim 1 wherein one or both of said first and second tape portions comprise a plurality of layers of electrical interconnections.
Claim 4
Dependent Claim
37 words
A structure as in claim 1 wherein said first tape portion includes a third tape portion which extends generally above said integrated circuit, and having a first surface for said inner lead bonding to said integrated circuit.
Claim 5
Dependent Claim
96 words
A structure as in claim 3 wherein said third tape portion comprises: a first region having on said first surface a first plurality of locations for inner lead bonding to associated bonding locations on said integrated circuit; a second region having on said first surface a second plurality of locations for inner lead bonding to associated bonding locations on said integrated circuit; and one or more electrical interconnects extending on said tape portion generally from said first region to said second region to provide electrical connection to said second plurality of locations for inner lead bonding.
Claim 6
Dependent Claim
19 words
A structure as in claim 3 wherein said third tape portion comprises a plurality of layers of electrical interconnections.
Claim 7
Dependent Claim
28 words
A structure as in claim 3 which further comprises means for mounting an additional component to a second surface of said third tape portion opposite said first surface.
Claim 8
Dependent Claim
13 words
A structure as in claim 6 wherein said additional component comprises a capacitor.
Claim 9
Dependent Claim
22 words
A structure as in claim 7 wherein said capacitor is electrically connected to said power supply signals provided to said integrated circuit.
Claim 10
Dependent Claim
46 words
A structure as in claim 6 wherein said means for mounting an electrical component comprises a layer of electrically conductive material formed on said second surface of said third tape portion, patterned to provide a desired pattern for electrical and physical connection to said electrical component.
Claim 11
Dependent Claim
48 words
A structure as in claim 9 which further includes vias through said tape for electrically connecting desired portions of said electrically conductive material formed on said second surface of said third tape portion to desired portions of said electrically conductive material on said first surface of said tape.
Claim 12
Dependent Claim
116 words
An integrated circuit tape assembly comprising: a first tape portion having a first surface for inner lead bonding to an integrated circuit; a second tape portion having a first surface for outer lead bonding to a substrate; a formed portion connecting said first and second tape portions, said formed portion serving to cause said first tape portion to be disposed nonparallel to said second tape portion; and a third tape portion formed as an extension of said first tape portion and extending generally above said integrated circuit, and having a first surface for said inner lead bonding to said integrated circuit, wherein said individual integrated circuit tape assemblies are not physically attached directly to each other.
Claim 13
Dependent Claim
116 words
An integrated circuit tape assembly comprising: a first tape portion having a first surface for inner lead bonding to an integrated circuit; a second tape portion having a first surface for outer lead bonding to a substrate; a formed portion connecting said first and second tape portions, said formed portion serving to cause said first tape portion to be disposed nonparallel to said second tape portion; and a third tape portion formed as an extension of said first tape portion and extending generally above said integrated circuit, and having a first surface for said inner lead bonding to said integrated circuit, wherein said individual integrated circuit tape assemblies are not physically attached directly to each other.
Claim 14
Dependent Claim
26 words
A structure as in claim 11 wherein at least one of said first, second, and third tape portions comprises a plurality of layers of electrical interconnections.
Claim 15
Dependent Claim
96 words
A structure as in claim 11 wherein: said first tape portion comprises a first edge having a first plurality of locations for inner lead bonding to associated bonding locations on said integrated circuit; and said third tape portion comprises: a second edge having a second plurality of locations for inner lead bonding to associated bonding locations on said integrated circuit; and one or more electrical interconnects extending generally from said second tape portion to said second edge of said third tape portion to provide electrical connection to said second plurality of locations for inner lead bonding.
Claim 16
Dependent Claim
28 words
A structure as in claim 13 which further comprises means for mounting an additional component to a second surface of said third tape portion opposite said first surface.
Claim 17
Dependent Claim
13 words
A structure as in claim 14 wherein said additional component comprises a capacitor.
Claim 18
Dependent Claim
22 words
A structure as in claim 15 wherein said capacitor is electrically connected to said power supply signals provided to said integrated circuit.
Claim 19
Dependent Claim
46 words
A structure as in claim 14 wherein said means for mounting an electrical component comprises a layer of electrically conductive material formed on said second surface of said third tape portion, patterned to provide a desired pattern for electrical and physical connection to said electrical component.
Claim 20
Dependent Claim
48 words
A structure as in claim 17 which further includes vias through said tape for electrically connecting desired portions of said electrically conductive material formed on said second surface of said third tape portion to desired portions of said electrically conductive material on said first surface of said tape.
References Cited (Backward Citations)
US4121044A
Cited
US4266282A
Cited
US4426689A
Cited
US4413308A
Cited
JPS59113652A
Cited
US4825284A
Cited
US4912527A
Cited
US4855809A
Cited
US4975763A
Cited
US4879629A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-19 | 1995-02-18 | 1995-08-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-19 | 1999-02-18 | 1999-08-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-19 | 2003-02-18 | 2003-08-20 | $7700.00 | Window Closed / Lapsed |