Patent US5032865A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5032865A Expired / Lapsed US ⏱️ 0.0 years remaining

Calculating the dot product of large dimensional vectors in two's complement representation

Assignee: Raytheon Co
•
Filing: 1989-11-21
•
Granted: 1991-07-16
•
Expires: 2009-11-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for calculating the dot product of the vectors A(k) and B(k) of dimension Q written in two's complement representation. A bus has a width sufficient for communicating signals representing a plurality of bit planes A(j,Q) and B(n,Q) corresponding to the two's complement representations of A(k) and B(k), respectively. Circuitry connected to the bus calculates C(j,n)=A(j,Q).B(n,Q) for each of said bit planes. An adder sequentially determines R(n)=C(0,n)2 0 +C(1,n)2 1 + . . . C(N-1,n)2.sup.(N-1) -C(N,n)2 N for n=0,1,2 . . . N. An accumulator connected to the adder shifts and accumulates the R(n)'s to thereby determine the dot product according to: ##EQU1##

Inventors

  • 👤 Richard S. Schlunt

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 20:21
CPC Classifications
G; G06; G06F; G06F17/00; G06F17/10; G06F17/16; G06F7/00; G06F7/38; G06F7/48; G06F7/544; G06F7/5443

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 217 words
A system for calculating the dot product of a pair of vectors A(k) and B(k) of a dimension Q written in two's complement representation where k is the kth component of each vector, comprising: bus means having a width sufficient for communicating signals representing a plurality of bit planes A(j,Q) and B(n,Q) corresponding to the two's complement representations of A(k) and B(k), respectively, where A(j,Q) is the bit plane associated with the 2 j level and B(n,Q) is the bit plane associated with the 2 n level; means for calculating C(j,n)=A(j,Q)·B(n,Q) for each of said bit planes where C(j,n) is the dot product of the 2 j bit plane of the A(k)'s with the 2 n bit plane of the B(k)'s and is the coefficient associated with 2.sup.(n+j) including latch means connected to the bus means for receiving and holding the bit planes, means for ANDING B(n,Q) with A(j,Q), and pipeline adder means for adding the ones outputed by the means for ANDING; adder means for sequentially determining R(n)=C(0,n)2 0 +C(1,n)2 1 +. . . C(N-1,n)2.sup.(N-1) +C(N,n)2 N for n=0,1,2 . . . N through multiplication by powers of two by shifting before adding the C(j,n)'s together to get R(n); and means for shifting and accumulating the R(n)'s to thereby determine the dot product according to: ##EQU11##
Claim 2
Independent Claim 217 words
A system for calculating the dot product of a pair of vectors A(k) and B(k) of a dimension Q written in two's complement representation where k is the kth component of each vector, comprising: bus means having a width sufficient for communicating signals representing a plurality of bit planes A(j,Q) and B(n,Q) corresponding to the two's complement representations of A(k) and B(k), respectively, where A(j,Q) is the bit plane associated with the 2 j level and B(n,Q) is the bit plane associated with the 2 n level; means for calculating C(j,n)=A(j,Q)·B(n,Q) for each of said bit planes where C(j,n) is the dot product of the 2 j bit plane of the A(k)'s with the 2 n bit plane of the B(k)'s and is the coefficient associated with 2.sup.(n+j) including latch means connected to the bus means for receiving and holding the bit planes, means for ANDING B(n,Q) with A(j,Q), and pipeline adder means for adding the ones outputed by the means for ANDING; adder means for sequentially determining R(n)=C(0,n)2 0 +C(1,n)2 1 +. . . C(N-1,n)2.sup.(N-1) +C(N,n)2 N for n=0,1,2 . . . N through multiplication by powers of two by shifting before adding the C(j,n)'s together to get R(n); and means for shifting and accumulating the R(n)'s to thereby determine the dot product according to: ##EQU11##

References Cited (Backward Citations)

US3163749A Cited
US3372269A Cited
US3670956A Cited
US3691359A Cited
US3752971A Cited
US4153938A Cited
US4130878A Cited
US4369500A Cited
US4454590A Cited
US4490805A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-07-15 1995-01-14 1995-07-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-07-15 1999-01-14 1999-07-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-07-15 2003-01-14 2003-07-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag