← Back to Patent Explorer
US5031008A Expired / Lapsed US ⏱️ 0.0 years remaining

MOSFET transistor

Assignee: Toshiba Corp
•
Filing: 1990-03-12
•
Granted: 1991-07-09
•
Expires: 2010-03-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A MOSFET transistor, in which source and drain regions are formed at a certain distance away from each other in a surface area of a semiconductor substrate having a first conductivity type, and a gate electrode is formed on the surface of the substrate through a gate insulating film formed thereon between the source and drain regions, and in which a channel region located in the surface area of the substrate between the source and drain regions is composed of different concentration regions, and a threshold voltage of a high concentration channel region is lower than that of a low concentration channel region.

Inventors

  • 👤 Masayuki Yoshida

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 08:32
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/671; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D30/00; H10D30/60; H10D30/601; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 237 words
A MOSFET transistor, comprising: a semiconductor substrate having a first conductivity type; source and drain regions formed at a certain distance away from each other in a surface area of the substrate, said source and drain regions having a second conductivity type opposite to the first conductivity type; a gate electrode formed on a surface of the substrate through a gate insulating film formed thereon between the source and drain regions, the gate electrode including a central gate member formed in a central portion of the gate electrode and side gate members formed in both side end portions of the gate electrode, the central gate member being selected from the group consisting of an undoped semiconductor film, a metal and a metallic silicide, the side gate members being a semiconductor film having the second conductivity type; and a channel region located in the surface area of the substrate between the source and drain regions being composed of different concentration regions, the channel region including a low concentration channel region formed in a central portion and high concentration channel regions formed in side end portions, the central gate member being located above the low concentration channel region and the side gate members being located above the high concentration channel regions adjacent to the source and drain regions so that a threshold voltage of the high concentration channel regions is lower than that of the low concentration channel region.
Claim 2
Dependent Claim 237 words
A MOSFET transistor, comprising: a semiconductor substrate having a first conductivity type; source and drain regions formed at a certain distance away from each other in a surface area of the substrate, said source and drain regions having a second conductivity type opposite to the first conductivity type; a gate electrode formed on a surface of the substrate through a gate insulating film formed thereon between the source and drain regions, the gate electrode including a central gate member formed in a central portion of the gate electrode and side gate members formed in both side end portions of the gate electrode, the central gate member being selected from the group consisting of an undoped semiconductor film, a metal and a metallic silicide, the side gate members being a semiconductor film having the second conductivity type; and a channel region located in the surface area of the substrate between the source and drain regions being composed of different concentration regions, the channel region including a low concentration channel region formed in a central portion and high concentration channel regions formed in side end portions, the central gate member being located above the low concentration channel region and the side gate members being located above the high concentration channel regions adjacent to the source and drain regions so that a threshold voltage of the high concentration channel regions is lower than that of the low concentration channel region.
Claim 3
Dependent Claim 33 words
The transistor of claim 1, wherein the high concentration channel regions extend in parts of the channel region, adjacent to the source and drain regions and right under the source and drain regions.

References Cited (Backward Citations)

JPS5222480A Cited
US4173818A Cited
JPS58115861A Cited
US4924277A Cited
JPS62293772A Cited
JPS63137055A Cited
JPS63144574A Cited
JPS63181468A Cited
US4714519A Cited
US4925807A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-07-08 1995-01-07 1995-07-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-07-08 1999-01-07 1999-07-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-07-08 2003-01-07 2003-07-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag