Patent US5027180A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5027180A Expired / Lapsed US ⏱️ 0.0 years remaining

Double gate static induction thyristor

Assignee: Mitsubishi Electric Corp
•
Filing: 1989-10-18
•
Granted: 1991-06-25
•
Expires: 2009-10-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A double gate static induction thyristor comprises a semiconductor substrate, a first gate region formed at a first principal surface of the substrate, and a first semiconductor region of a first conduction type formed on the same first principal surface. A second gate region is formed at a second principal surface of the substrate, and a second semiconductor region of a second conduction type is formed on the same second principal surface. Gate electrodes are formed on the first and second gate regions, and main electrodes are formed on the first and second semiconductor regions, so that portions of the semiconductor regions surrounded by the gate regions form a current path between the main electrodes. Further, impurity is deeply diffused in portions of the first and second gate regions formed with the gate electrodes.

Inventors

  • 👤 Jun-ichi Nishizawa
  • 👤 Hisao Kondoh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 21:59
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/17; H10D62/343; H10D12/00; H10D12/211; H10D12/212

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 275 words
A double gate static induction thyristor comprising a semiconductor substrate having first and second principal surfaces opposite to each other, a first gate region formed at the first principal surface of the semiconductor substrate, a first semiconductor region of a first conduction type formed on the first principal surface of the semiconductor substrate, a second gate region formed at the second principal surface of the semiconductor substrate, a second semiconductor region of a second conduction type opposite to the first conduction type and formed on the second principal surface of the semiconductor substrate, gate electrodes formed on the first and second gate regions, and main electrodes formed on the first and second semiconductor regions, portions of the semiconductor regions surrounded by the gate region forming a current path between the main electrodes, wherein the improvement is that each of the first and second gate regions has a first diffusion region positioned underneath the corresponding gate electrode in ohmic contact with the corresponding gate electrode, and a second diffusion region which extends from the first diffusion region toward a semiconductor region of the semiconductor substrate positioned between the main electrodes, a large part of the second diffusion regions is spaced away from the first diffusion region in a cross-sectional view along the direction of the current flow between said main electrodes, and is electrically connected to the first diffusion region, a diffusion depth of the first diffusion region from the surface in contact with the corresponding gate electrode being larger than that of the second diffusion region from the same level as the surface of the first diffusion region in contact with the corresponding gate electrode.
Claim 2
Dependent Claim 275 words
A double gate static induction thyristor comprising a semiconductor substrate having first and second principal surfaces opposite to each other, a first gate region formed at the first principal surface of the semiconductor substrate, a first semiconductor region of a first conduction type formed on the first principal surface of the semiconductor substrate, a second gate region formed at the second principal surface of the semiconductor substrate, a second semiconductor region of a second conduction type opposite to the first conduction type and formed on the second principal surface of the semiconductor substrate, gate electrodes formed on the first and second gate regions, and main electrodes formed on the first and second semiconductor regions, portions of the semiconductor regions surrounded by the gate region forming a current path between the main electrodes, wherein the improvement is that each of the first and second gate regions has a first diffusion region positioned underneath the corresponding gate electrode in ohmic contact with the corresponding gate electrode, and a second diffusion region which extends from the first diffusion region toward a semiconductor region of the semiconductor substrate positioned between the main electrodes, a large part of the second diffusion regions is spaced away from the first diffusion region in a cross-sectional view along the direction of the current flow between said main electrodes, and is electrically connected to the first diffusion region, a diffusion depth of the first diffusion region from the surface in contact with the corresponding gate electrode being larger than that of the second diffusion region from the same level as the surface of the first diffusion region in contact with the corresponding gate electrode.
Claim 3
Dependent Claim 131 words
A thyristor as claimed in claim 1 wherein each of the first and second semiconductor regions is in the form of a mesa, and portions of the first and second gate regions exposed at the outside of the mesa-shaped first and second semiconductor regions are formed with the gate electrodes, the other portion of the first gate region being buried at a boundary between the substrate and the first semiconductor region, the other portion of the second gate region being buried at a boundary between the substrate and the second semiconductor region, said other portions of the first and second gate regions being respectively formed of impurity diffused regions having a diffusion depth smaller than that of said portions of the first and second gate regions formed with the gate electrodes.
Claim 4
Dependent Claim 44 words
A thyristor as claimed in claim 1 wherein each of the first and second semiconductor regions is in the form of a mesa, and all the first and second gate regions are exposed at the outside of the mesa-shaped first and second semiconductor regions.
Claim 5
Dependent Claim 80 words
A thyristor as claimed in claim 1 wherein the substrate includes a first semiconductor layer of the first conduction type and a second semiconductor layer of the second conduction type on the first layer with a p-n junction being formed between the first and second semiconductor layers, the first gate region and the first semiconductor region being formed at the first semiconductor layer, and the second gate region and the second semiconductor region being formed at the second semiconductor layer.

References Cited (Backward Citations)

US3961354A Cited
US4086611A Cited
US4171995A Cited
US4214255A Cited
US4216029A Cited
US4170019A Cited
US4837608A Cited
US4673961A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-06-24 1994-12-24 1995-06-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-06-24 1998-12-24 1999-06-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-06-24 2002-12-24 2003-06-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag