Patent US5023478A successfully refreshed from Google Patents.
US5023478A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Complementary emitter follower drivers
Assignee: International Business Machines Corp
•
Filing: 1990-03-13
•
Granted: 1991-06-11
•
Expires: 2010-03-13
Abstract
Abstract The present invention relates to fast complementary emitter follower drivers/buffers to be used in either a CMOS or pure complementary bipolar environment. The output driver (22) comprises top NPN and bottom PNP output transistors (T1, T2) with a common output node (N) connected therebetween. A terminal (15) is connected to the said output node (N) where the output signal (VOUT) is available. The pair of bipolar output transistors is biased between the first and second supply voltages (VH, GND). The output driver is provided with a voltage translator circuit (S) connected between the base nodes (B1, B2) of the output transistors (T1, T2). Logic signals (IN1, IN2), supplied by a preceding driving circuit (21), are applied to said base nodes. According to the invention, the voltage translator circuit (S) comprises two diodes (D1, D2) connected in series, preferably implemented with a main bipolar transistor having a junction shorted by a diode connected transistor to form a Darlington-like configuration. As a result, the voltage shift VS between the base nodes is selected to have the said output transistors operating at an operating point which ensures minimum delay and power consumption. In a typical bipolar technology, VS is made to be approximately equal to 1.5V. Additional features comprise the connection of a capacitor (C) between the base nodes and resistances (R1, R2) to the base nodes. The preceding driving circuit may be a CMOS logic gate or an ECL logic circuit.
Inventors
- 👤 Gerard Boudon
- 👤 Pierre Mollier
- 👤 Seiki Ogura
- 👤 Dominique Omet
- 👤 Pascal Tannhof
- 👤 Franck Wallart
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 16:33
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/013; H03F; H03F1/00; H03F1/30; H03F1/307; H03F1/308; H03F3/00; H03F3/30; H03F3/3001; H03F3/3008; H03F3/3069; H03F3/3071; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/66; H03K17/665; H03K17/666; H03K17/667
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
163 words
A CEF driver (22) of the kind comprising a top NPN (T1) and a bottom PNP (T2) output bipolar transistors connected respectively to a first supply voltage (VH) and a second supply voltage (GND) with a common output node (N) connected therebetween; a terminal (15) being connected to the said output node (N) where the output signal (VOUT) is available; a translator voltage circuit (S) placed between the base nodes (B1, B2) of the said respective bipolar output transistors; the said base nodes being driven by respective logic signals (IN1, IN2) supplied by a preceding driving circuit (21), characterized in that said translator voltage circuit (S) includes diode means (Q1, Q2) to ensure that the voltage shift VS that exists between the base nodes (B1, B2) of the said bipolar output transistors (T1, T2) places the said output transistors at an operating point (18, FIG. 3) that provides optimized operation of the said output transistors, at a minimum relative power and relative delay.
Claim 2
Dependent Claim
163 words
A CEF driver (22) of the kind comprising a top NPN (T1) and a bottom PNP (T2) output bipolar transistors connected respectively to a first supply voltage (VH) and a second supply voltage (GND) with a common output node (N) connected therebetween; a terminal (15) being connected to the said output node (N) where the output signal (VOUT) is available; a translator voltage circuit (S) placed between the base nodes (B1, B2) of the said respective bipolar output transistors; the said base nodes being driven by respective logic signals (IN1, IN2) supplied by a preceding driving circuit (21), characterized in that said translator voltage circuit (S) includes diode means (Q1, Q2) to ensure that the voltage shift VS that exists between the base nodes (B1, B2) of the said bipolar output transistors (T1, T2) places the said output transistors at an operating point (18, FIG. 3) that provides optimized operation of the said output transistors, at a minimum relative power and relative delay.
Claim 3
Dependent Claim
45 words
A CEF driver according to claim 1 wherein the said diode means comprises a first device (Q1) having a voltage drop (VD1) corresponding to a normal VBE of a bipolar transistor and a second device (Q2) having a voltage drop (VD2) inferior of quantity ΔV.
Claim 4
Dependent Claim
23 words
A CEF driver according to claim 1 wherein the said voltage shift VS is about 1.5 V, and ΔV is about 100 m.
Claim 5
Dependent Claim
74 words
A CEF driver according to claim 1 wherein the said diode means comprises a main bipolar transistor (Q1) having first and second electrodes respectively connected to the said base nodes and a diode connected transistor (Q2) connected between its control electrode and one of the said first and second electrodes, so that the current flowing through the said diode-connected transistor (Q2) is beta times smaller than the current flowing in the main transistor (Q1).
Claim 6
Dependent Claim
51 words
A CEF driver according to claim 4 wherein the said main bipolar transistor (Q1) is of the NPN type, having its collector electrode connected to the base node of the top NPN output transistor (T1), and its emitter electrode connected to the base node of the bottom PNP output transistor (T2).
Claim 7
Dependent Claim
34 words
A CEF driver according to claim 5 wherein the said diode-connected transistor (Q2.1) is of the NPN type and shorts the base-collector junction of the said main NPN transistor (Q1.1), according to configuration S1.
Claim 8
Dependent Claim
33 words
A CEF driver according to claim 5 wherein the said diode-connected transistor (Q2.2) is of the PNP type and shorts the base-collector junction of the main NPN transistor (Q1.2), according to configuration S2.
Claim 9
Dependent Claim
34 words
A CEF driver according to claim 5 wherein the said diode-connected transistor (Q2.3) is of the FET type and shorts the collector-base base junction of the main NPN transistor (Q1.3), according to configuration S3.
Claim 10
Dependent Claim
54 words
A CEF driver according to claim 5 wherein the said diode-connected transistor (Q2.5) is of the NPN type with its collector electrode connected to the said first supply voltage (VH) and its emitter and base electrodes respectively connected to the base and collector electrodes of the main NPN transistor (Q1.5), according to configuration S5.
Claim 11
Dependent Claim
22 words
A CEF driver according to claim 9, wherein the said transistors Q2.5 and T1 are integrated to form a double-emitter single transistor.
Claim 12
Dependent Claim
77 words
A CEF driver according to claim 4 wherein the said main bipolar transistor (Q1.4) is of the PNP type having its collector electrode connected to the base node of the bottom PNP output transistor (T2) and its emitter electrode connected to the base node of the top NPN output transistor (T1), and the said diode-connected transistor (Q2.4) is of the PNP type and shorts the base-emitter junction of the said main bipolar transistor, according to configuration S4.
Claim 13
Dependent Claim
38 words
A CEF driver according to claim 1 wherein the said diode means comprises one NPN transistor, the base electrode of which is connected to a potential determined from a resistor bridge (RA, RB) connected between said base nodes.
Claim 14
Dependent Claim
29 words
A CEF driver according to claim 1 wherein the said diode means comprises a NPN transistor, the base electrode of which is connected to the common output node (N).
Claim 15
Dependent Claim
18 words
A CEF driver according to claim 1 wherein a capacitor (C) is connected between the said base nodes.
Claim 16
Dependent Claim
30 words
A CEF driver according to claim 1 wherein a resistance (R1) is connected between the said base node (B1) of the top NPN transistors and the first supply voltage (VH).
Claim 17
Dependent Claim
30 words
A CEF driver according to claim 1 wherein a resistance (R2) is connected between the said base node (B2) of the bottom PNP transistor and the second supply voltage (GND).
Claim 18
Dependent Claim
39 words
A CEF driver according to claim 1 wherein the said driving circuit is a CMOS logic gate supplying logic signals (IN1, IN2) to the respective base node (B1, B2) of the NPN and PNP output bipolar transistors (T1, T2).
Claim 19
Dependent Claim
58 words
A CEF driver according to claim 1 wherein the said driving circuit is an ECL circuit supplying a logic signal (IN) to the base node of the top NPN transistor; the base node of the PNP transistor is connected to a current source (I) and is driven by the said logic signal through the said translator voltage circuit.
References Cited (Backward Citations)
DE2046357A1
Cited
US4038607A
Cited
US4159450A
Cited
US4618782A
Cited
JPS6258718A
Cited
US4818893A
Cited
US4948994A
Cited
US4845385A
Cited
US4945262A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-10 | 1994-12-10 | 1995-06-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-10 | 1998-12-10 | 1999-06-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-10 | 2002-12-10 | 2003-06-11 | $7700.00 | Window Closed / Lapsed |