Patent US5020078A successfully refreshed from Google Patents.
US5020078A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Baudrate timing recovery technique
Assignee: Intellectual Ventures II LLC
•
Filing: 1989-08-11
•
Granted: 1991-05-28
•
Expires: 2009-08-11
Abstract
Abstract A digital pulse receiver is disclosed in which the transmitted signal is recovered from the received signal by using a decision feedback equalizer to estimate and then remove the intersymbol interference. A second decision feedback equalizer is used to estimate the timing of the sampling pulse. An optimum timing phase is derived by driving the sampling clock with a phase adjustment signal optimizing the amplitude of the sampling pulse relative to the next preceding pre-cursor pulse. The signal recovery decision feedback equalizer and the timing recovery decision feedback equalizer share the same tapped delay line to provide a fully digital pulse receiver operating at the baud rate to provide an optimum sampling phase.
Inventors
- 👤 Pedro M. Crespo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 14:09
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0054; H04L7/0062; H04L25/00; H04L25/02; H04L25/03; H04L25/03006; H04L25/03012; H04L25/03019; H04L25/03057; H04L7/04; H04L7/10
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
101 words
A receiver for digital signals comprising a sampling gate, a subtracter and a threshold detector connected in series, a tapped delay line including a plurality of taps, means for applying the output of said threshold detector to the input of said tapped delay line, a respective first and a respective second multiplier connected to each tap of said delay line, means for accumulating the outputs of said first multipliers and applying the first accumulated output to said subtracter, means for accumulating the outputs of said second multipliers and applying the second accumulated output to control the phase of said sampling gate.
Claim 2
Dependent Claim
101 words
A receiver for digital signals comprising a sampling gate, a subtracter and a threshold detector connected in series, a tapped delay line including a plurality of taps, means for applying the output of said threshold detector to the input of said tapped delay line, a respective first and a respective second multiplier connected to each tap of said delay line, means for accumulating the outputs of said first multipliers and applying the first accumulated output to said subtracter, means for accumulating the outputs of said second multipliers and applying the second accumulated output to control the phase of said sampling gate.
Claim 3
Dependent Claim
78 words
The receiver according to claim 1 further comprising means for delaying the output of said sampling gate, means for subtracting the delayed output of said sampling gate from said second accumulated output to form a difference, means for multiplying said difference by a fixed value less than one to form a quotient, and means for multiplying said quotient by the values at said taps to form multiplication coefficients for each respective one of said first and second multipliers.
Claim 4
Dependent Claim
25 words
The receiver according to claim 2 further comprising means for comparing the first and second coefficients of said multipliers to derive a phase control signal.
Claim 5
Dependent Claim
61 words
The receiver according to claim 3 further comprising a clock source operating at a frequency many times the repetition rate of said digital signals, a counter for dividing said clock frequency down to the nominal repetition rate of said digital signals, and a counter control circuit for adjusting the dividing value of said counter in response to said phase control signal.
References Cited (Backward Citations)
US4170758A
Cited
US4146840A
Cited
US4504958A
Cited
US4597088A
Cited
US4545060A
Cited
US4789994A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-05-27 | 1994-11-26 | 1995-05-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-05-27 | 1998-11-26 | 1999-05-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-05-27 | 2002-11-26 | 2003-05-28 | $7700.00 | Window Closed / Lapsed |