Patent US5019728A successfully refreshed from Google Patents.
US5019728A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed CMOS backpanel transceiver
Assignee: Intellectual Ventures I LLC
•
Filing: 1990-09-10
•
Granted: 1991-05-28
•
Expires: 2010-09-10
Abstract
Abstract In a high speed complementary metal-oxide-semiconductor (CMOS) inter-integrated circuit (IC) chip communication system, transmission line voltage swings between logic high and logic low levels are reduced by defining minimum and maximum bus voltages which lie between CMOS logic levels, thus lowering bus transition and hence data transfer times. The system is versatile, and does not involve typical emitter-coupled logic (ECL) logic levels. Transceivers interfacing between IC chips and the backpanel transmit data in the reduced logic level range on a pre-charged transmission line, and receive and convert data back to CMOS levels. A limiting transistor in the transmitter portion of the transceiver limits logic low level of the transmission line. The receiver portion of the transceiver converts the voltages received to CMOS levels with the aid of a differential (sense) amplifier.
Inventors
- 👤 Ikuo J. Sanwo
- 👤 James A. Donahue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:11
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018521; H03K19/018528; H03K19/018592
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
83 words
A high speed inter-integrated circuit (AC) chip data transceiver for, via a data transfer bus, transferring data between AC chips which internally utilize signals at first and second logic levels comprising: pre-charge means for pre-charging said data transfer bus to a third logic level; and pull-down means for pulling said data transfer bus down to a fourth logic level; wherein the voltage swing between said third and fourth logic levels is lower than the voltage swing between said first and second logic levels.
Claim 2
Dependent Claim
83 words
A high speed inter-integrated circuit (AC) chip data transceiver for, via a data transfer bus, transferring data between AC chips which internally utilize signals at first and second logic levels comprising: pre-charge means for pre-charging said data transfer bus to a third logic level; and pull-down means for pulling said data transfer bus down to a fourth logic level; wherein the voltage swing between said third and fourth logic levels is lower than the voltage swing between said first and second logic levels.
Claim 3
Dependent Claim
17 words
The data transceiver in claim 1 wherein all said logic levels are of the same algebraic sign.
Claim 4
Dependent Claim
22 words
The data transceiver in claim 1 wherein said first and second logic levels represent the logic levels of complementary metal-oxide-semiconductor (CMOS) technology.
Claim 5
Dependent Claim
21 words
The data transceiver in claim 3 wherein said third and fourth logic levels substantially equal 2.5 volts and 1.6 volts, respectively.
Claim 6
Dependent Claim
37 words
The data transceiver in claim 1 wherein said pull-down means comprises a pass transistor which conducts during pull-down of said data transfer bus, and ceases to conduct when said data transfer bus reaches said fourth logic level.
Claim 7
Dependent Claim
35 words
The data transceiver in claim 1 further comprising a differential amplifier for receiving and converting data from said data transfer bus at said third and fourth logic levels, to said first and second logic levels.
Claim 8
Dependent Claim
88 words
The data transceiver in claim 1 further comprising: a differential amplifier for receiving and converting data from said data transfer bus at said third and fourth logic levels, to said first and second logic levels; wherein said pull-down means comprises a pass transistor which conducts during pull-down of said data transfer bus, and ceases to conduct when said data transfer bus reaches said fourth logic level; and wherein said first, second, third and fourth logic levels substantially equal 5 volts, 0 volts, 2.5 volts and 1.6 volts, respectively.
Claim 9
Dependent Claim
81 words
A high speed inter-integrated circuit (AC) chip data transfer method for, via a data transfer bus, transferring data between AC chips which internally utilize signals at first and second logic levels comprising the steps of: pre-charging said data transfer bus to a third logic level; and pulling said data transfer bus down to a fourth logic level; wherein the voltage swing between said third and fourth logic levels is lower than the voltage swing between said first and second logic levels.
Claim 10
Dependent Claim
81 words
A high speed inter-integrated circuit (AC) chip data transfer method for, via a data transfer bus, transferring data between AC chips which internally utilize signals at first and second logic levels comprising the steps of: pre-charging said data transfer bus to a third logic level; and pulling said data transfer bus down to a fourth logic level; wherein the voltage swing between said third and fourth logic levels is lower than the voltage swing between said first and second logic levels.
Claim 11
Dependent Claim
18 words
The data transfer method in claim 8 wherein all said logic levels are of the same algebraic sign.
Claim 12
Dependent Claim
23 words
The data transfer method in claim 8 wherein said first and second logic levels represent the logic levels of complementary metal-oxide-semiconductor (CMOS) technology.
Claim 13
Dependent Claim
22 words
The data transfer method in claim 10 wherein said third and fourth logic levels substantially equal 2.5 volts and 1.6 volts, respectively.
Claim 14
Dependent Claim
46 words
The data transfer method in claim 8 wherein said pull-down step comprises the step of allowing a pass transistor to conduct during pull-down of said data transfer bus, and not allowing said pass transistor to conduct when said data transfer bus reaches said fourth logic level.
Claim 15
Dependent Claim
38 words
The data transceiver in claim 8 further comprising the step of receiving and converting data from said data transfer bus at said third and fourth logic levels, to said first and second logic levels with a differential amplifier.
Claim 16
Dependent Claim
96 words
The data transceiver in claim 8 further comprising the step of: receiving and converting data from said data transfer bus at said third and fourth logic levels, to said first and second logic levels with a differential amplifier; wherein said pull-down step comprises allowing a pass transistor to conduct during pull-down of said data transfer bus, and not allowing said pass transistor to conduct when said data transfer bus reaches said fourth logic level; and wherein said first, second, third and fourth logic levels substantially equal 5 volts, 0 volts, 2.5 volts and 1.6 volts, respectively.
References Cited (Backward Citations)
US4242604A
Cited
US4216390A
Cited
US4694202A
Cited
US4605864A
Cited
US4730132A
Cited
US4733105A
Cited
US4698526A
Cited
US4707623A
Cited
US4709162A
Cited
US4760292A
Cited
US4779015A
Cited
US4849660A
Cited
US4806794A
Cited
US4928023A
Cited
US4782250A
Cited
US4855623A
Cited
US4825101A
Cited
US4857770A
Cited
US4890051A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-05-27 | 1994-11-26 | 1995-05-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-05-27 | 1998-11-26 | 1999-05-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-05-27 | 2002-11-26 | 2003-05-28 | $7700.00 | Window Closed / Lapsed |